

SDS 901172A

\$29.50

TECHNICAL MANUAL
SIGMA 5 COMPUTER

September 1968

Xerox Data Systems 701 South Aviation Blvd., El Segundo, California 90245 (213) 772-4511, 679-4511

© 1968, 1969, Xerox Data Systems, Inc.

LIST OF EFFECTIVE PAGES

Total number of pages is 860, as follows:

Page No.	Issue	Page No.	Issue
Title	Original		
A	Original		
i thru xiv	Original		
1-1 thru 1-12	Original		
2-1 thru 2-20	Original		
3-1 thru 3-758	Original		
4-1 thru 4-54	Original		

TABLE OF CONTENTS

Section	Title	Page
I	GENERAL DESCRIPTION	1-1
1-1	Introduction	1-1
1-2	Physical Description	1-1
1-3	Basic Computer	1-1
1-4	Equipment Breakdown	1-2
1-5	Computer Configuration	1-2
1-6	Optional Features	1-2
1-7	Functional Description	1-2
1-8	Basic Computer Description	1-2
1-9	Computer Optional	1-8
1-10	Two Additional Real-Time Clocks	1-8
1-11	Power Fail-Safe Feature	1-8
1-12	Memory Protection	1-8
1-13	Private Memory Register Extension	1-8
1-14	Floating Point	1-8
1-15	External Interrupts	1-9
1-16	Memory Expansion	1-9
1-17	Port Expansion	1-9
1-18	Multiplexing Input/Output Processor	1-9
1-19	Additional Eight Subchannels (IOP)	1-9
1-20	Selector Input/Output Processor	1-9
1-21	Six Internal Interrupt Levels	1-9
1-22	Maximum Computer System	1-9
1-23	Specifications and Leading Particulars	1-9
II	OPERATION AND PROGRAMMING	2-1
2-1	General	2-1
2-2	Operation	2-1
2-3	Controls and Indicators	2-1
2-4	Operating Procedures	2-1
2-5	Applying Power	2-1
2-6	Displaying Contents of Memory Location	2-1
2-7	Storing Into Memory	2-1
2-8	Clearing the Program Status Words	2-9
2-9	Altering the Current Program Status Doubleword	2-9
2-10	Branching From the PCP	2-10
2-11	Stepping Through a Program	2-10
2-12	Single Clocking an Instruction	2-10
2-13	Single Instruction Repetition	2-10
2-14	Loading a Program	2-10
2-15	Programming	2-11
2-16	Word Formats	2-11
2-17	Data Word Formats	2-11
2-18	Instruction Formats	2-13
2-19	Memory Addressing	2-14
2-20	Reference Address	2-14
2-21	Effective Address	2-14
2-22	Indirect Address	2-14
2-23	Indexed Addressing	2-14

TABLE OF CONTENTS (Cont.)

Section	Title	Page
2-24	Indirect Indexed Addressing	2-14
2-25	Doubleword Addressing	2-15
2-26	Indexed Doubleword Instructions	2-15
2-27	Halfword Addressing	2-15
2-28	Byte Addressing	2-16
2-29	Basic Instructions	2-17
III	PRINCIPLES OF OPERATION	3-1
3-1	Introduction	3-1
3-2	General Principles of Operation	3-1
3-3	Central Processor Unit	3-1
3-4	Arithmetic, Control, and Address Functions	3-1
3-5	CPU Timing	3-5
3-6	Interrupt/Trap Functions	3-7
3-7	Private Memory Organization	3-8
3-8	Processor Control Panel	3-8
3-9	Floating Point Unit	3-8
3-10	Memory Protection	3-8
3-11	Core Memory	3-9
3-12	Port Expansion	3-10
3-13	Three-Wire Core Selection	3-10
3-14	Memory Input-Output	3-11
3-15	Input-Output Channel	3-11
3-16	Multiplexing IOP	3-13
3-17	Selector IOP	3-14
3-18	Integral IOP	3-16
3-19	Chaining	3-16
3-20	IOP Priority	3-16
3-21	Detailed Principles of Operation	3-16
3-22	Central Processing Unit	3-21
3-23	Arithmetic and Control Circuits	3-21
3-24	Clock Logic	3-50
3-25	CPU Phases and Timing	3-61
3-26	Real-Time Clock	3-61
3-27	Watchdog Timer	3-62
3-28	Memory Protection	3-65
3-29	Traps	3-71
3-30	Interrupts	3-79
3-31	Memory	3-95
3-32	Introduction	3-95
3-33	Memory Bank	3-95
3-34	Interleaving	3-99
3-35	Memory Elements	3-99
3-36	Memory Switches	3-101
3-37	Memory Configuration	3-101
3-38	Interleave Transformation	3-101
3-39	Memory Access Request	3-109
3-40	Port Priority	3-109
3-41	Address Release	3-109
3-42	Memory Cycles	3-109
3-43	Memory Delay Lines	3-113
3-44	Abort	3-118
3-45	Memory Reset	3-119
3-46	Memory Fault	3-119
3-47	Data Register	3-121

TABLE OF CONTENTS (Cont.)

Section	Title	Page
3-48	Read Timing and Data Flow	3-121
3-49	Full Write Timing and Data Flow	3-121
3-50	Partial Write Timing and Data Flow	3-121
3-51	Parity Checking and Parity Generation	3-125
3-52	Sigma 5 Core Selection	3-127
3-53	Core Characteristics	3-127
3-54	Basic Core Switching	3-127
3-55	Reading From Memory	3-127
3-56	Writing Into Memory	3-130
3-57	Core Diode Module	3-130
3-58	Operation Code Implementation	3-174
3-59	Preparation Phases	3-174
3-60	Family of Load Instructions (FALOAD)	3-204
3-61	Family of Load Absolute Instructions (FALOAD/A)	3-224
3-62	Family of Store Instructions (FASTORE)	3-235
3-63	Family of Selective Instructions (FASEL) LOAD SELECTIVE (LS; 4A, CA)	3-249
3-64	Family of Analyze Instructions	3-261
3-65	Interpret (INT; 6B, EB)	3-270
3-66	Family of Arithmetic Instructions (FAARITH)	3-274
3-67	Family of Multiply Instructions (FAMUL)	3-286
3-68	Family of Divide Instructions (FADIV)	3-301
3-69	Family of Modify and Test Instructions	3-317
3-70	Family of Compare Instructions	3-330
3-71	Family of Compare With Limits Instructions (FACOMP/L)	3-340
3-72	Family of Logical Instructions (FALOGIC)	3-349
3-73	Family of Shift Instructions (FASH)	3-353
3-74	Family of Floating Point Instructions	3-378
3-75	Family of Stack and Multiple Instructions (FAST)	3-438
3-76	Family of Branch Instructions (FABRANCH)	3-508
3-77	Family of Call Instructions (FACAL)	3-522
3-78	Family of Program Status Doubleword Instructions (FAPSD)	3-524
3-79	Move to Memory Control (MMC; 6F, EF)	3-538
3-80	Wait (WAIT; 2E, AE)	3-551
3-81	Family of Direct Instructions (FARWD)	3-553
3-82	Family of Input/Output Instructions (FAIO)	3-564
3-83	Glossary of Terms	3-600
3-84	Power Fail-Safe	3-624
3-85	General	3-624
3-86	Interrupts	3-624
3-87	Power Monitor Assembly	3-624
3-88	Floating Point Unit	3-638
3-89	A-Register	3-638
3-90	B-Register	3-638
3-91	D-Register	3-638
3-92	F-Register	3-644
3-93	E-Register	3-644
3-94	Adder	3-644
3-95	Floating Point Display	3-644
3-96	Processor Control Panel (PCP)	3-648
3-97	Control Switches	3-648
3-98	Indicators	3-648
3-99	PCP Phase Sequencing	3-648
3-100	CLOCK MODE Switch	3-648
3-101	CONTROL MODE Switch	3-648
3-102	WATCHDOG TIMER Switch	3-655

TABLE OF CONTENTS (Cont.)

Section	Title	Page
3-103	INTERLEAVE SELECT Switch.	3-655
3-104	AUDIO Switch.	3-655
3-105	SENSE Switches.	3-655
3-106	REGISTER DISPLAY Switch.	3-655
3-107	REGISTER SELECT Switch.	3-655
3-108	I/O RESET Switch	3-656
3-109	UNIT ADDRESS Switches.	3-656
3-110	INTERRUPT Switch	3-656
3-111	SELECT ADDRESS Switches.	3-656
3-112	DATA Switches	3-656
3-113	Entering PCP Phases.	3-658
3-114	Reset Function	3-658
3-115	Clear PSW1, PSW2 Function	3-658
3-116	STEP or RUN from Idle Operation.	3-662
3-117	INSERT Function.	3-662
3-118	DATA ENTER/CLEAR Function	3-666
3-119	STORE INSTR ADDR/SELECT ADDR Function.	3-666
3-120	DISPLAY INSTR ADDR/SELECT ADDR Function	3-666
3-121	INSTR ADDR HOLD/INCREMENT Function	3-666
3-122	Clear Memory Function	3-672
3-123	LOAD Function	3-672
3-124	PARITY ERROR MODE Function	3-672
3-125	Indicator Lamp Drive Operation.	3-680
3-126	Integral Input/Output Processor	3-680
3-127	General	3-680
3-128	Address and Priority Assignment	3-680
3-129	Capabilities.	3-680
3-130	I/O Fast Memory IOFM	3-680
3-131	I/O Address Register IOFR	3-685
3-132	I/O Data Register IODA.	3-685
3-133	Address Conversion Circuits.	3-686
3-134	Instructions, Commands, Orders.	3-686
3-135	Integral IOP/Device Controller Interface.	3-686
3-136	Service Cycles.	3-686
3-137	I/O Phase Sequencing	3-748
3-138	Power Distribution.	3-748
3-139	Main Power Distribution Box	3-749
3-140	Power Junction Box.	3-749
3-141	Power Supplies.	3-749
IV	MAINTENANCE AND PARTS LIST	4-1
4-1	Maintenance	4-1
4-2	Special Tools and Test Equipment	4-1
4-3	Preventive Maintenance.	4-1
4-4	Diagnostic Testing.	4-1
4-5	Electronic Testing.	4-2
4-6	Switch Settings.	4-8
4-7	Corrective Maintenance.	4-8
4-8	Wirewrap Techniques.	4-8
4-9	Power Supplies.	4-8
4-10	Parts Lists	4-8
4-11	Tabular Listings	4-8
4-12	Illustrations.	4-8

TABLE OF CONTENTS (Cont.)

Section	Title	Page
4-13	Parts List Tables	4-8
4-14	Manufacturer Code Index	4-8

LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Sigma 5 Computer (Typical Configuration)	1-1
1-2	Equipment Breakdown.	1-3
1-3	CPU Cabinet	1-4
1-4	Memory Cabinet (Typical).	1-5
1-5	Accessory Cabinet No. 1 (Typical).	1-6
1-6	Sigma 5 Minimum System With Integral IOP	1-8
1-7	Sigma 5 Minimum System Without Integral IOP	1-8
1-8	Sigma 5 Maximum System (Typical).	1-10
2-1	Sigma 5 Processor Control Panel (PCP).	2-2
3-1	Sigma 5 Major Elements	3-1
3-2	Central Processing Unit, Functional Block Diagram	3-2
3-3	Arithmetic, Control, and Address Functions, Block Diagram	3-3
3-4	CPU Clock Generator, Simplified Block Diagram	3-6
3-5	Oscillator Clock Generator, Simplified Block Diagram	3-7
3-6	Core Memory Organization.	3-9
3-7	Memory Connections and Port Expansion.	3-10
3-8	Typical X and Y Core Wiring.	3-11
3-9	Example of Interleaving in Read-Restore Mode.	3-12
3-10	Multiplexing IOP, Simplified Block Diagram	3-13
3-11	Selector IOP, Simplified Block Diagram.	3-15
3-12	Typical IOP Priority Arrangement.	3-17
3-13	Basic Logic Symbols Chart.	3-18
3-14	Arithmetic and Control Circuits	3-23
3-15	C-Register Inputs and Enabling Signals	3-25
3-16	C-Register Bit 1 Logic Diagram	3-25
3-17	A-Register Inputs and Enabling Signals.	3-26
3-18	O-Register Inputs and Enabling Signals	3-28
3-19	RP-Register and R-Register Inputs and Enabling Signals	3-28
3-20	D-Register Inputs and Enabling Signals.	3-29
3-21	B-Register Inputs and Enabling Signals.	3-30
3-22	P-Register Inputs and Enabling Signals.	3-31
3-23	DIO-Register Inputs and Enabling Signals.	3-32
3-24	Macro-Counter Inputs and Enabling Signals	3-33
3-25	Condition Code Flip-Flop Register Inputs and Enabling Signals	3-33
3-26	A Plus D Adder Logic.	3-34
3-27	Sum Bus Inputs and Enabling Signals	3-38
3-28	Private Memory Register Block	3-43
3-29	Word Distribution in Private Memory Block.	3-44
3-30	SDS 304 Memory Element, Simplified Diagram.	3-44
3-31	FT25 Module, Page 0, Byte 0, Simplified Program	3-45
3-32	Private Memory Data Organization.	3-47
3-33	Bit Addressing on FT25 Module.	3-48
3-34	Register Extension Chassis, Simplified Logic Diagram	3-49

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
	Register Extension FT25 Module, Page 0, Byte 0, Simplified Diagram	3-51
3-35	Register Extension FT25 Module, Page 0, Byte 0, Simplified Diagram	3-54
3-36	Clock Generator, Simplified Block Diagram	3-55
3-37	Delay Line 1, Logic Diagram	3-56
3-38	Delay Line 2, Logic Diagram	3-58
3-39	Delay Line 3, Logic Diagram	3-59
3-40	Clock Enabling Gates.	3-59
3-41	Store Operation Timing Diagram	3-60
3-42	Data Release Latch, Logic Diagram	3-61
3-43	Single Clock Generation.	3-62
3-44	Oscillator Clock Generator, Block Diagram	3-63
3-45	Real-Time Clock, Simplified Diagram	3-64
3-46	Watchdog Timer Control Circuits, Logic Diagram	3-65
3-47	Watchdog Timer Runout, Timing Diagram	3-66
3-48	Write Lock Registers	3-67
3-49	Organization of Write Lock Bits on SDS 304 Integrated Circuit	3-70
3-50	Write Lock Addressing	3-74
3-51	Trap Sequence, Flow Diagram	3-76
3-52	Operation Codes Resulting in Trap.	3-83
3-53	Interrupt Phases.	3-84
3-54	Interrupt Sequence, Flow Diagram.	3-85
3-55	Power-On and Power-Off Interrupt Circuits, Cycle of Operation	3-90
3-56	Service Routine, Timing Diagram	3-93
3-57	Write Direct Sequence, Timing Diagram	3-96
3-58	Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's	3-97
3-59	Sigma 5 Memory Bank, Functional Diagram	3-100
3-60	Port Expanders F and S (First and Second)	3-102
3-61	Toggle Switch Modules (ST14)	3-103
3-62	32K Interleaved Memory, Example 1	3-103
3-63	32K Interleaved Memory, Example 2	3-104
3-64	32K Interleaved Memory, Example 3	3-105
3-65	Bank Size, Interleave Size, and Bank Number Switches.	3-106
3-66	Address Transformation for Interleaving (Port C), Simplified Diagram	3-107
3-67	Memory Address Register and Interleave Transformation Logic	3-110
3-68	Address Here Logic, Ports A, B, and C.	3-111
3-69	Memory Request and Port Override Logic	3-112
3-70	Port Priority and Address Release Logic.	3-114
3-71	Read, Full Write, and Partial Write Logic Diagram.	3-115
3-72	Read and Write Delay Lines.	3-116
3-73	Read-Restore and Full Write Delay Line Timing for Port C.	3-117
3-74	Partial Write Delay Line Timing for Port C	3-117
3-75	Read-Restore Delay Line Timing for Ports A or B.	3-118
3-76	Ports A and B Delay Line.	3-119
3-77	Memory Busy (MB), Logic Diagram	3-120
3-78	Power Fail-Safe, Reset, and Memory Fault, Logic Diagram.	3-122
3-79	M-Register (M00, Typical of M00-M31).	3-123
3-80	Read Timing Diagram	3-124
3-81	Full Write Timing Diagram.	3-125
3-82	Partial Write Timing Diagram	3-126
3-83	Parity Determination Logic Scheme	3-128
3-84	Basic Core Switching	3-129
3-85	Simplified Memory, Read-Restore Operation	3-131
3-86	Simplified Memory, Clear Write Operation.	3-132
3-87	Bit Plane Layout in a Core Diode Module	3-133
3-88	Core Diode Module, Open to Expose Bit Planes	3-134
3-89	Core Diode Module, Closed, as Inserted.	3-134

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-90	Core Diode Module, Bit Planes, X Wire Crossover	3-135
3-91	Core Diode Module, Jack Pins and Signals	3-136
3-92	Core Diode Module, Left Half Wiring Details	3-137
3-93	Core Diode Module, Right Half Wiring Details	3-138
3-94	Sense Line Wiring in a 4K Core Diode Module	3-139
3-95	Memory Core Drive System, Simplified Schematic	3-142
3-96	X Current and Voltage Switch Matrix for 16K Memory.	3-145
3-97	X Current and Voltage Switch Matrix, Byte 0, 4K Stack	3-147
3-98	Y Current and Voltage Switch Matrix for 16K Memory.	3-148
3-99	Y Current and Voltage Switch Matrix for Bit 0.	3-149
3-100	Y Positive Current Predrive/Drive Coupling, Simplified Schematic	3-150
3-101	X Positive Current Predrive Matrix, Simplified Schematic	3-151
3-102	X and Y Predrive Selection Relative to Memory Address.	3-152
3-103	X Positive Current Predrive Matrix	3-154
3-104	X Negative Current Predrive Matrix	3-155
3-105	X Positive Voltage Predrive Matrix.	3-156
3-106	X Negative Voltage Predrive Matrix.	3-156
3-107	Y Positive Current Predrive/Drive Coupling System.	3-157
3-108	Y Negative Current Predrive/Drive Coupling System.	3-158
3-109	Y Positive/Negative Predrive/Drive Coupling System	3-159
3-110	Magnetics Timing Diagram	3-160
3-111	Sense Preamplifier (HT26) Simplified Schematic, Bit 0, Stack 0	3-161
3-112	Sensing System for Bit 0 (Typical).	3-162
3-113	Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1).	3-163
3-114	Basic Sense Amplifier, Logic Diagram	3-166
3-115	Sense Waveforms.	3-167
3-116	Sense Amplifier, Simplified Schematic.	3-167
3-117	Y Current Inhibit Circuits, Simplified Diagram	3-168
3-118	Positive and Negative Y Current Inhibit, Bit 0	3-169
3-119	Read-Restore, Timing Diagram	3-170
3-120	Full Clear Write, Timing Diagram.	3-171
3-121	Partial Write, Timing Diagram	3-172
3-122	Memory Module Location Chart	3-173
3-123	Preparation Phases General Functions, Block Diagram	3-177
3-124	Immediate Instruction Preparation Phases, Flow Diagram	3-194
3-125	Preparation Phase PRE1, Flow Diagram.	3-195
3-126	Preparation Phase PRE2 (Not PRE/12), Flow Diagram.	3-196
3-127	Preparation Phase PRE2 (PRE/12 Time), Flow Diagram	3-197
3-128	Preparation Phase PRE3, Flow Diagram.	3-198
3-129	Preparation Phase PRE4, Flow Diagram.	3-199
3-130	Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations	3-201
3-131	Index Register Alignment for Effective Address Computation	3-202
3-132	Load Absolute Halfword Phases	3-224
3-133	Load Absolute Word Phases	3-227
3-134	Load Absolute Doubleword Phases	3-230
3-135	Store Doubleword Phases.	3-240
3-136	Load Selective Phases	3-250
3-137	Store Selective Phases	3-254
3-138	Compare Selective Phases.	3-258
3-139	Analyze Instruction, Phase Sequence Diagram	3-262
3-140	Analyze Instruction, Preparation Phases Flow Diagram.	3-263
3-141	Interpret Examples.	3-270
3-142	Interpret Phases	3-271
3-143	Add Doubleword and Subtract Doubleword Instruction, Phase Diagram.	3-280
3-144	Bit-Pair Multiplication.	3-287

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-145	Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram	3-289
3-146	Multiply Halfword Instruction, Phase Sequence Diagram	3-295
3-147	Nonrestoring Division	3-301
3-148	Nonrestoring Division, Graphic Representation	3-302
3-149	Nonrestoring Division With Two's Complement Addition	3-303
3-150	Divide Halfword Instruction, Phase Sequence Diagram	3-304
3-151	Divide Word Instruction, Phase Sequence Diagram	3-310
3-152	Modify and Test Byte and Modify and Test Halfword Instructions, Phase Sequence Diagram	3-317
3-153	Modify and Test Word Instruction, Phase Sequence Diagram	3-326
3-154	Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram	3-335
3-155	Compare Doubleword Instruction, Phase Diagram	3-336
3-156	Compare With Limits in Register, Phase Diagram	3-341
3-157	Compare With Limits in Memory, Phase Diagram	3-345
3-158	AND Instruction Phase Sequence	3-350
3-159	Shift Examples	3-354
3-160	Implementation of Left Shift	3-355
3-161	Implementation of Right Shift	3-356
3-162	Shift Floating Examples	3-365
3-163	Implementation of Left Shift Floating	3-366
3-164	Implementation of Right Shift Floating	3-367
3-165	Floating Point Number Formats	3-378
3-166	Floating Point Number Example	3-379
3-167	Normalization of Floating Point Numbers	3-380
3-168	Floating Add and Subtract Implementation	3-382
3-169	Floating Multiply Implementation	3-401
3-170	Floating Divide Implementation	3-420
3-171	Push Word Instruction, Phase Sequence Diagram	3-440
3-172	Pull Word Instruction, Phase Sequence Diagram	3-452
3-173	Push Multiple Instruction, Phase Sequence Diagram	3-464
3-174	Pull Multiple Instruction, Phase Sequence Diagram	3-478
3-175	Modify Stack Pointer Instruction, Phase Sequence Diagram	3-492
3-176	Load Multiple Instruction, Phase Sequence Diagram	3-501
3-177	Store Multiple Instruction, Phase Sequence Diagram	3-505
3-178	BCS Instruction, Phase Sequence Diagram	3-508
3-179	BCR Instruction, Phase Sequence Diagram	3-511
3-180	BAL Instruction, Phase Sequence Diagram	3-513
3-181	BDR Instruction, Phase Sequence Diagram	3-515
3-182	BIR Instruction, Phase Sequence Diagram	3-518
3-183	EXU Instruction, Phase Sequence Diagram	3-520
3-184	Load Program Status Doubleword Instruction, Phase Sequence Diagram	3-525
3-185	Exchange Program Status Doubleword Instruction, Flow Diagram	3-530
3-186	Exchange Program Status Doubleword Instruction, Phase Sequence Diagram	3-531
3-187	Write-Lock Configuration	3-538
3-188	Contents of Private Memory Registers R and Ru1	3-539
3-189	Move to Memory Control Example	3-540
3-190	Move to Memory Control, Flow Diagram	3-541
3-191	Read Direct Instruction, Phase Sequence Diagram	3-554
3-192	DIO Timing Flip-Flops, Simplified Logic Diagram	3-557
3-193	Write Direct Instruction, Phase Sequence Diagram	3-559
3-194	Start Input/Output Instruction Format	3-565
3-195	Acknowledge Input/Output Interrupt Instruction Format	3-566
3-196	SIO, HIO, TIO, TDV, Flow Diagram for MIOP	3-567
3-197	SIO, HIO, TIO, TDV Flow Diagram for Integral IOP	3-575
3-198	AIO Instruction Flow Diagram for MIOP	3-588

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-199	AIO Instruction Flow Diagram for Integral IOP	3-592
3-200	Power Monitor Assembly, Simplified Block Diagram	3-625
3-201	Power Monitor, Functional Schematic Diagram	3-626
3-202	WT21 Regulator, Schematic Diagram	3-627
3-203	WT22 Line Detector, Block Diagram	3-629
3-204	WT22 Line Detector, Schematic Diagram	3-631
3-205	Power Fail-Safe Waveforms	3-633
3-206	Single-Phase Detection.	3-634
3-207	Three-Phase Detection	3-635
3-208	ION One-Shot Operation.	3-636
3-209	Real-Time Clock Operation.	3-637
3-210	Floating Point Unit, Block Diagram.	3-639
3-211	Floating Point A-Register Inputs and Enabling Signals	3-640
3-212	Floating Point B-Register Inputs and Enabling Signals	3-642
3-213	Floating Point D-Register Inputs and Enabling Signals	3-643
3-214	Floating Point F-Register Inputs and Enabling Signals.	3-644
3-215	Floating Point E-Register Inputs and Enabling Signals.	3-644
3-216	Data on Floating Point Lines and Gating Terms.	3-645
3-217	Floating Point Display Switches, Logic Diagram.	3-646
3-218	Floating Point Bit 12, Logic Diagram.	3-647
3-219	Entering PCP Phases.	3-657
3-220	PCP Sequencing Beyond Wait State	3-661
3-221	CPU RESET/CLEAR and SYSTEM RESET/CLEAR, Flow Diagram.	3-662
3-222	Insert PSW1/Insert PSW2, Flow Diagram.	3-662
3-223	DATA ENTER/DATA CLEAR, Flow Diagram.	3-666
3-224	STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram	3-668
3-225	DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram	3-668
3-226	INSTR ADDR INCREMENT, Flow Diagram.	3-671
3-227	Clear Memory, Flow Diagram	3-679
3-228	Load, Flow Diagram.	3-679
3-229	Integral IOP, Functional Block Diagram.	3-681
3-230	Integral IOP, Device Controller/Device Configuration	3-682
3-231	I/O Fast Memory, Group Organization	3-683
3-232	Fast Memory Module FT25, Logic Diagram	3-684
3-233	Service Call Connect Phases, Typical Timing Sequence	3-688
3-234	Main Power Distribution Box, Schematic Diagram.	3-748
3-235	Physical Details of Sigma 5 PT16 and PT17 Power Supplies	3-751
3-236	Physical Details of PT14 and PT15 Power Supplies, Main Power Distribution Box, and Power Junction Box	3-753
3-237	Voltage Terminals on Backwiring Boards and PT16 and PT17 Power Supplies	3-755
3-238	Typical Power Distribution Diagram.	3-757
4-1	Address Selector Module ST14	4-3
4-2	Switch Comparator LT26	4-4
4-3	Sigma 5 Computer Group	4-9
4-4	Frame Assembly With Fan Arrangement.	4-13
4-5	Power Distribution Assembly	4-16
4-6	Power Monitor Assembly	4-18
4-7	Power Distribution Box Assembly.	4-19
4-8	Module Assembly, CPU Cabinet No. 1, Frame 1	4-23
4-9	Processor Control Panel Assembly	4-29
4-10	Module Assembly, Memory Cabinet, Frames 1 and 2	4-35
4-11	Module Assembly, Register Extension Unit, Register Interface, High-Speed Register Page	4-39
4-12	Module Assemblies, Accessory Cabinet No. 1, Frame 1, Floating Point.	4-42
4-13	Module Assembly, Interrupt Control Chassis.	4-43
4-14	Assemblies, Memory Port Expanders, Frame 3	4-51

LIST OF TABLES

Table	Title	Page
1-1	Main Units	1-7
1-2	Optional Features	1-7
1-3	Maximum Computer System IOP Combinations	1-9
1-4	General Specifications	1-11
1-5	Power Supply Input Power Specifications	1-11
1-6	Computer Power Requirements	1-11
2-1	Controls and Indicators, PCP Programmer's Section	2-3
2-2	Controls and Indicators, PCP Maintenance Section	2-7
2-3	Basic Instructions	2-17
3-1	Adder Operations	3-34
3-2	A Plus D Truth Table	3-35
3-3	A Minus D Truth Table	3-35
3-4	D Minus A Truth Table	3-36
3-5	A Minus 1 Truth Table	3-36
3-6	D Minus 1 Truth Table	3-37
3-7	REU Interface Signals	3-50
3-8	Memory Protection Functions	3-65
3-9	Trap Sequence	3-71
3-10	Trap Codes and Address Digits	3-73
3-11	Interrupt Sequence	3-80
3-12	Significant States of Interrupt Circuit	3-86
3-13	Function of Codes for WD Interrupt Control Mode	3-93
3-14	Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State	3-94
3-15	Sigma 5 Memory Models and Options	3-95
3-16	Interleaving Address Bit Exchange	3-101
3-17	Core Characteristics	3-127
3-18	Phase 10 (ENDE) Sequence	3-174
3-19	Preparation Phases Sequence	3-178
3-20	Load Immediate Sequence	3-204
3-21	Load Byte Sequence	3-206
3-22	Load Word and Load Halfword Sequence	3-208
3-23	Load Doubleword Sequence	3-210
3-24	Load Complement Halfword Sequence	3-213
3-25	Load Complement Word Sequence	3-215
3-26	Load Complement Doubleword Sequence	3-217
3-27	Load Conditions and Floating Control Sequence	3-220
3-28	Load Conditions and Floating Control Immediate Sequence	3-221
3-29	Load Register Pointer Sequence	3-223
3-30	Load Absolute Halfword Sequence	3-225
3-31	Load Absolute Word Sequence	3-227
3-32	Load Absolute Doubleword Sequence	3-230
3-33	Store Byte Sequence	3-235
3-34	Store Halfword Sequence	3-237
3-35	Store Word Sequence	3-239
3-36	Store Doubleword Sequence	3-241
3-37	Store Conditions and Floating Control	3-243
3-38	Add Word to Memory Sequence	3-244
3-39	Exchange Word Sequence	3-247
3-40	Load Selective Sequence	3-250
3-41	Store Selective Sequence	3-254
3-42	Compare Selective Sequence	3-258
3-43	Analyze Sequence	3-264
3-44	Interpret Sequence	3-271
3-45	Add Immediate Sequence	3-274
3-46	AH and SH Sequence	3-276

LIST OF TABLES (Cont.)

Table	Title	Page
3-47	AW and SW Sequence	3-278
3-48	Add Doubleword and Subtract Doubleword Sequence	3-281
3-49	Bit Weights and Operations for Bit-Pair Multiplication	3-288
3-50	Multiply Immediate and Multiply Word Sequence	3-290
3-51	Multiply Halfword Sequence	3-296
3-52	Divide Halfword and Divide Word With Odd R Field Sequence	3-305
3-53	Divide Word Sequence (Even R Field)	3-311
3-54	Modify and Test Byte Sequence	3-318
3-55	Modify and Test Halfword Sequence	3-322
3-56	Modify and Test Word Sequence	3-327
3-57	Compare Sequence (CI, CB, CH, CW)	3-332
3-58	Compare Doubleword Sequence	3-337
3-59	Compare With Limits in Register Sequence	3-341
3-60	Compare With Limits in Memory Sequence	3-345
3-61	OR, EOR, AND Sequence	3-350
3-62	Shift Sequence	3-357
3-63	Shift Floating Sequence	3-368
3-64	Floating Point Condition Code Setting	3-381
3-65	FAS, FSS, FAL, FSL Sequence	3-383
3-66	FMS, FML Sequence	3-402
3-67	FDS, FDL Sequence	3-421
3-68	Push Word Sequence	3-442
3-69	Pull Word Sequence	3-454
3-70	Push Multiple Sequence	3-467
3-71	Pull Multiple Sequence	3-480
3-72	Modify Stack Pointer Sequence	3-494
3-73	Load Multiple Sequence	3-502
3-74	Store Multiple Sequence	3-505
3-75	Branch on Conditions Set Sequence	3-509
3-76	Branch on Conditions Reset Sequence	3-511
3-77	Branch and Link Sequence	3-514
3-78	Branch on Decrementing Register Sequence	3-516
3-79	Branch on Incrementing Register Sequence	3-518
3-80	Execute Sequence	3-521
3-81	CAL1 Through CAL4 Sequence	3-522
3-82	Program Status Doubleword Storage	3-524
3-83	Load Program Status Doubleword Sequence	3-526
3-84	Exchange Program Status Doubleword Sequence	3-532
3-85	Move to Memory Control Sequence	3-544
3-86	Wait Sequence	3-551
3-87	Read Direct Sequence	3-554
3-88	Write Direct Sequence	3-559
3-89	SIO, TIO, TDV, HIO Sequence for MIOP	3-568
3-90	SIO, TIO, TDV, HIO Sequence for Integral IOP	3-577
3-91	AIO Sequence, MIOP	3-589
3-92	AIO Sequence for Integral IOP	3-593
3-93	Glossary of CPU and Integral IOP Signals	3-600
3-94	Glossary of Floating Point Signals	3-612
3-95	Glossary of Memory Signals	3-616
3-96	Switch Positions for Floating Point Information Display	3-645
3-97	PCP Control Switches	3-649
3-98	PCP Indicators	3-653
3-99	Control Mode Lock Switch Status	3-655
3-100	Reset Sequence Chart	3-658
3-101	Insert PSW1/Insert PSW2 Sequence	3-663

LIST OF TABLES (Cont.)

Table	Title	Page
3-102	DATA ENTER/CLEAR Sequence	3-667
3-103	Store INSTR ADDR/STORE SELECT ADDR Sequence	3-669
3-104	DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence	3-670
3-105	INSTR ADDR INCREMENT Sequence	3-671
3-106	Clear Memory Sequence	3-673
3-107	Load Sequence	3-675
3-108	Service Call Connect Phase Sequence	3-689
3-109	I/O Setup Phase Sequence	3-691
3-110	Order-Out Phase Sequence	3-699
3-111	Data Chaining Phase Sequence	3-709
3-112	Data-Out Phase Sequence	3-711
3-113	Data-In Phase Sequence	3-719
3-114	Order-In Phase Sequence	3-728
3-115	I/O Restoration Phase Sequence	3-732
3-116	I/O Abort Phase Sequence	3-738
3-117	Summary of I/O Phase Sequences	3-739
3-118	Voltages on Pins and Jacks in Backwiring	3-758
4-1	Special Tools and Test Equipment	4-1
4-2	Diagnostic Programming Manuals	4-2
4-3	Diagnostic Programming Schedule	4-3
4-4	Switch Setting Data	4-4
4-5	Memory Setup Switches in ST14 Modules	4-4
4-6	Address Selector Module ST14 Switch Settings for Counters (Location 3K)	4-5
4-7	Switch Settings for ST14 Modules in Port Expansion (Location 20C)	4-5
4-8	Switch Settings for ST14 Modules in Memory Interleave (Location 21C)	4-5
4-9	Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C)	4-5
4-10	Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C)	4-5
4-11	Starting Address in ST14 Modules	4-6
4-12	Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit)	4-6
4-13	Switch Settings for LT26 Modules in Register Extension Units (Location 32A)	4-6
4-14	Switch Settings for LT26 Module in Location 30J of Priority Interrupt (Most Significant Address Digit)	4-7
4-15	Switch Settings for LT26 Module in SIOP Unit (Location 8F)	4-7
4-16	Switch Settings for LT26 Module Using Optional Bus Share with SIOP (Location 8F)	4-7
4-17	Switch Settings for LT26 Module in MIOP Unit (Location 13C)	4-7
4-18	Switch Settings for Display of Floating Point Register Information* (Location 6A)	4-8
4-19	Reference Documents for Sigma 5 Power Supplies	4-8
4-20	Sigma 5 Computer Group, Replaceable Parts	4-10
4-21	Central Processing Unit With Integral IOP, Replaceable Parts	4-12
4-22	Frame Assembly, Replaceable Parts	4-13
4-23	Fan, Top, Assembly, Replaceable Parts	4-14
4-24	Fan, Bottom, Assembly, Replaceable Parts	4-14
4-25	Power Distribution Assembly, Replaceable Parts	4-15
4-26	Power Monitor Assembly, Replaceable Parts	4-17
4-27	Power Distribution Box Assembly, Replaceable Parts	4-19
4-28	Module Assembly, Replaceable Parts	4-20
4-29	Processor Control Panel Assembly, Replaceable Parts	4-27
4-30	Memory Module, Basic 4K, Replaceable Parts	4-31
4-31	Module Assembly, Replaceable Parts	4-32
4-32	Real-Time Clock, Replaceable Parts	4-37
4-33	Power Fail-Safe, Replaceable Parts	4-37
4-34	Memory Protection Feature, Replaceable Parts	4-37
4-35	Additional Register Block, Replaceable Parts	4-38
4-36	High-Speed Register Page, Replaceable Parts	4-38
4-37	Register Extension Unit, Replaceable Parts	4-39

LIST OF TABLES (Cont.)

Table	Title	Page
4-38	Register Extension Unit Interface, Replaceable Parts	4-40
4-39	Floating Point Arithmetic, Replaceable Parts	4-41
4-40	Interrupt, 2 Level Assembly, Replaceable Parts	4-43
4-41	Interrupt Control Chassis, Replaceable Parts	4-44
4-42	Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts	4-45
4-43	Memory Expansion Kit, 4K to 8K, Replaceable Parts	4-45
4-44	Memory Expansion Kit, 8K to 12K, Replaceable Parts	4-46
4-45	Memory Expansion Kit, 12K to 16K, Replaceable Parts	4-46
4-46	Two-Way Access, Replaceable Parts	4-47
4-47	Three-Way Access, Replaceable Parts	4-47
4-48	Port Expander F Assembly, Replaceable Parts	4-48
4-49	Port Expander S Assembly, Replaceable Parts	4-49
4-50	External Interface Feature, Replaceable Parts	4-50
4-51	External IOP Interface Feature, Replaceable Parts	4-51
4-52	Manufacturer Code Index	4-52

RELATED PUBLICATIONS

The following publications contain information not included in this manual, but necessary for a complete understanding of the Sigma 5 computer.

<u>Publication Title</u>	<u>Publication No.</u>
Sigma 5/7 Memory ($\geq 8K$) Test (Medic 75) Diagnostic Program Manual	900825
Sigma Fortran IV Reference Manual for Sigma 5/7 Computers	900956
Fortran IV-H Reference Manual for SDS Sigma 5/7 Computers	900966
Sigma 5/7 Relocatable Diagnostic Program Loader Diagnostic Program Manual	900972
Sigma Computer Systems Interface Design Manual	900973
Sigma 5/7 Memory Interleaving Test (MIT) Diagnostic Program Manual	901071
Sigma 5/7 Systems Test Monitor Diagnostic Program Manual	901076
Sigma 5/7 Interrupt Test Diagnostic Program Manual	901134
Sigma 5/7 Power Fail-Safe Test Diagnostic Program Manual	901135
Sigma 5/7 Real-Time Clock Test Diagnostic Program Manual	901136
Fortran IV-H Library/Run Time Technical Manual	901138
Fortran IV-H Operations Manual for Sigma 5/7 Computers	901144
Sigma 5/7 Selector IOP Channel Test Diagnostic Program Manual	901158
Sigma 5 Integral IOP Channel Test Diagnostic Program Manual	901161
Sigma 5/7 Computer Numerical Subroutine Package Technical Manual	901505
Sigma 5/7 CPU Diagnostic Program (Memory Protect) Diagnostic Program Manual	901516
Sigma 5 CPU (Suffix) Diagnostic Program Manual	901519
Sigma 5 CPU Program Test (AUTO) Diagnostic Program Manual	901523
Sigma 5 Computer Reference Manual	900959

SECTION I GENERAL DESCRIPTION

1-1 INTRODUCTION

This manual contains information necessary to operate and maintain the Sigma 5 computer, manufactured by Scientific Data Systems, Santa Monica, California. Following the general physical and functional description in this section, the material presented includes a section on operation and programming, basic and detailed principles of operation, maintenance instructions, performance testing, and a tabular list of replaceable parts.

Technical manuals describing equipment associated with the Sigma 5 computer and programming manuals are referred to in the List of Related Publications in the front matter of this manual.


The Sigma 5 computer is a high-speed, multipurpose, digital computer for use in business, scientific, process control, hybrid, and systems applications. The computer, which is organized around one or more high-speed central processing units with an integral input/output processor and fast magnetic core memory, functions efficiently in real-time,

time-sharing, and multiusage computing environments. Figure 1-1 shows a typical Sigma 5 computer configuration.

1-2 PHYSICAL DESCRIPTION

1-3 BASIC COMPUTER

The basic Sigma 5 computer contains a central processing unit (CPU) and integral input/output processor contained in a single cabinet, an expandable memory contained in one to four cabinets, and at least one I/O device controller and a processor control panel, contained in an accessory cabinet. The CPU and memory are composed of printed circuit modules inserted into slots in chassis. Each chassis may contain up to 32 modules. Pins at the rear of the modules are plugged into sockets mounted on a rear wiring board that contains all wire connections. Module sizes are all identical except for the core diode modules in the memory units. These modules occupy the vertical space normally filled by two standard modules, and therefore require a double-sized chassis.



901172A.1001

Figure 1-1. Sigma 5 Computer (Typical Configuration)

1-4 EQUIPMENT BREAKDOWN

Within each Sigma 5 system cabinet are two or three racks, either hinged or stationary, identified as frames. One frame may contain a maximum of nine module chassis. A module is a printed circuit board that fits into a slot in a chassis. Figure 1-2 shows the location of a module, chassis, and frame in a computer cabinet.

Table 1-1 lists the models in a basic Sigma 5 system, but does not include any of the several available input/output controllers which are normally housed in accessory cabinets.

1-5 COMPUTER CONFIGURATION

The Sigma 5 computer consists of one CPU cabinet, one to four memory cabinets, and at least one accessory cabinet.

The CPU cabinet contains two swinging frames that hold the active circuit boards and logic wiring and one stationary frame that mounts the PT14 and PT15 ac/dc and dc/ac power converters and the power distribution box. The logic power supply, PT16, is mounted on the sides of the swinging frames. See figure 1-3.

Each memory cabinet contains one or two swinging frames that hold from 4K to 16K of memory each. One stationary frame holds one or two memory port expanders if this option is present. For example, a memory cabinet containing only 8K of memory and no port expander will contain only a single frame. The PT17 memory power supplies are mounted on the sides of the memory frame. See figure 1-4.

The first accessory cabinet (accessory cabinet No. 1) contains the processor control panel (PCP) and at least one I/O device controller. This cabinet may also contain the optional floating point feature and an external multiplexing I/O processor. See figure 1-5. The frame-mounted PT18 power supply is required for input/output device controllers in the accessory cabinets. Power supplies PT14 and PT15 may be mounted in frame 3 of the accessory cabinets to meet power-loading requirements.

Additional accessory cabinets may be required to house additional priority interrupts and I/O equipment such as magnetic tape and disc file controllers, A/D and D/A converters, and so forth.

1-6 OPTIONAL FEATURES

Optional features that may be added to the basic computer are listed in table 1-2. Many of these features are made up of additional modules to be plugged into the CPU; others are added to accessory cabinets or to memory cabinets.

The following optional equipment is added by plugging additional modules into the chassis in the CPU cabinet: power fail-safe, floating point arithmetic, two additional real-time clocks (two real-time clocks are part of the basic computer), and memory protection. Three private memory

register blocks, in addition to the one block contained in the basic computer, may be included in the CPU logic modules in the CPU cabinet. The remaining additional register blocks are obtained by adding separate chassis to accessory cabinets. Each register extension chassis may contain four private memory register blocks. The first three external interrupt chassis have a specific location in the CPU cabinet; others are added to the accessory cabinets. Each external interrupt chassis provides control and mounting space for up to eight interrupt modules, with two interrupt levels per module. In the memory cabinets, the first memory is always in frame 2, and the second is always in frame 1. Port expansion logic for both memories is located in frame 3. The first multiplexing IOP is always placed in accessory cabinet No. 1, frame 1; additional external IOP's are located in other accessory cabinets.

1-7 FUNCTIONAL DESCRIPTION


1-8 BASIC COMPUTER DESCRIPTION

For purposes of description, a minimum system is defined as one comprising a CPU, a 4K memory, a device controller, and a device, as shown in figures 1-6 and 1-7. The computer may comprise a CPU with an integral IOP (Model 8201) or a CPU without an integral IOP (Model 8202) and a 4K memory.

Although the CPU consists, physically, of rows of modules, certain basic functional elements can be identified. These are two real-time clocks, a watchdog timer, seven internal interrupt levels, arithmetic and control logic and associated register, a clock generator, a 1.024-mhz clock oscillator, and a 16-register block of private memory. The functions of the CPU are to address core memory, fetch and store information, perform arithmetic and logical operations, sequence and control instruction execution, and control the exchange of information between core memory and other elements of the system.


The memory contains magnetic core storage, addressing logic, port priority logic, control logic, a timing signal generator; also drive, predrive, inhibit, and sensing circuits. All memory is directly addressable by both the CPU and the IOP. Partial words may be stored in the form of 8-bit bytes and 16-bit halfwords.

The integral IOP contains input and output data storage registers and buffers, fast-access memory register for command manipulation, a timing signal generator, and control logic. The function of the integral IOP is to control and sequence input and output operations for eight (expandable to 32) peripheral devices simultaneously, allowing the CPU to concentrate on program execution. The active devices time-share the hardware in the integral IOP. For each device connected to the integral IOP, a storage unit called a subchannel is included in the IOP. All input/output events that require CPU intervention are brought to the attention of the CPU by means of the interrupt system. The device controllers and devices are described in other technical manuals.




901172A.1002

Figure 1-2. Equipment Breakdown




901172A.1003

Figure 1-3. CPU Cabinet



901172A.1004

Figure 1-4. Memory Cabinet (Typical)



- NOTES: 1. FRAME 1 IS USED ONLY WHEN REQUIRED FOR ADDITIONAL CHASSIS.
 2. PCP IS LOCATED ON ACCESSORY CABINET NO. 1.

901172A. 1005

Figure 1-5. Accessory Cabinet No. 1 (Typical)

Table 1-1. Main Units

Model No.	Nameplate Nomenclature or Assembly Drawing Title	Common Name	Assembly Drawing No.	Location
8201	SDS Sigma 5	Central processing unit (CPU) with integral IOP	117282	CPU cabinet and accessory cabinet No. 1
8202	SDS Sigma 5	Central processing unit (CPU) without integral IOP		CPU cabinet and accessory cabinet No. 1
8203	Integral IOP	Integral IOP	137086	CPU cabinet
8251	Basic 4K x 33 bit	4K memory	132546	Memory cabinet

Table 1-2. Optional Features

Model No.	Nameplate Nomenclature or Assembly Drawing Title	Common Name	Assembly Drawing No.	Location
8211	Real-time clock	Two additional real-time clocks	117616	CPU cabinet
8213	Power fail-safe	Power fail-safe	117612	CPU cabinet
8214	Memory protection feature	Memory protection	117617	CPU cabinet
8216	Additional register block	Private memory		
8218	High speed register page		117621	CPU or Accessory cabinet
8221	Register extension unit		130071	Accessory cabinet
8222	REU Interface		132208	Accessory cabinet
8218	Floating point feature	Floating point	134099	Accessory cabinet
8221	Priority interrupt	External interrupt chassis	117330	CPU cabinet or accessory cabinet
8222	Interrupt 2 level	Interrupt, two levels	132206	CPU cabinet or accessory cabinet
8252	Memory expansion kit 4K to 8K	Memory expansion to 8K	117638	Memory cabinets 1, 2, 3, or 4
	Memory expansion kit 8K to 12K	Memory expansion to 12K	117639	Memory cabinets 1, 2, 3, or 4
	Memory expansion kit 12K to 16K	Memory expansion to 16K	117640	Memory cabinets 1, 2, 3, or 4
8255	Two-way access	One- to two-port expander	129463	Memory cabinets 1, 2, 3, or 4
8256	Three-way access	Two- to three-port expander	128125	Memory cabinets 1, 2, 3, or 4
8257	Memory port expander F	Three- to six-port expander (first)	130625 (one memory)	Memory cabinets 1, 2, 3, or 4
	Memory port expander S	Three- to six-port expander (second)	130626 (two memories)	
8270	External interface feature	External interface	137086	Accessory cabinet
8271	Input/output processor	Multiplexing input/output	117610	Accessory cabinet
8272	IOP/DC expansion	Additional eight subchannels	117618	Accessory cabinet
8281	Selector I/O processor A	Selector IOP	117620	Accessory cabinet
8284	Selector I/O processor B	Selector IOP chassis mod kit	117620	Accessory cabinet




Figure 1-6. Sigma 5 Minimum System With Integral IOP




Figure 1-7. Sigma 5 Minimum System Without Integral IOP

1-9 COMPUTER OPTIONAL FEATURES

1-10 Two Additional Real-Time Clocks

This feature adds interrupt capability for two additional real-time clocks in addition to the two already in the CPU. With this feature installed, the CPU has four independent real-time clocks, each separately controlled by programming. The clocks can be used either as elapsed time counters or as real-pulse accumulators.

1-11 Power Fail-Safe Feature

The power fail-safe feature detects an imminent failure of primary power and, with the help of programming, brings the system to an orderly halt while power is still at a sufficient level to permit reliable operation. After shutdown, this feature automatically senses that power has returned to a normal level, and causes the machine to resume computation under program control at the point of prior interruption. The contents of all volatile registers are saved in nonvolatile magnetic core memory before

shutdown occurs. The register contents are restored as part of the startup routine.

1-12 Memory Protection

The memory protection feature allows both real-time (foreground) programs and background programs to be run concurrently. A foreground program is protected against destruction by an unchecked background program. The memory protection feature allows protected areas of memory to be written into only under specified conditions.

1-13 Private Memory Register Extension

The private memory register extension provides additional private memory registers in blocks of 16 registers each. Up to 15 additional private memory register blocks may be added, making a total of 16 blocks in the computer.

1-14 Floating Point

The floating point feature enables floating point arithmetic to be performed, using both 32- and 64-bit precision.

Normalized or unnormalized modes of addition and subtraction may be selected by the program.

1-15 External Interrupts

The maximum external interrupt system provides 224 interrupt levels in addition to those already existing internally in the CPU. Each level can be individually armed or enabled under program control. External interrupts are added to the computer in groups of 16, and priorities are established at the time of installation.

1-16 Memory Expansion

Memory size can be expanded in increments of 4096 words up to a maximum of 131,072 words.

1-17 Port Expansion

Each memory block may have from one to six entry ports, each of which may be connected to a memory bus containing data and address lines and control signal lines. Each memory bus provides access to memory for one CPU or IOP. The basic computer includes one port for each memory block; an optional second or third port may be added for two- or three-way access. An optional expander to four ports may be added to either the second or third ports to provide six-way memory access. Since each CPU or IOP has its own bus to any memory block, a computer with more than one memory block can have more than one memory access occurring simultaneously.

1-18 Multiplexing Input/Output Processor

The multiplexing input/output processor controls and sequences input/output operations for eight to thirty-two peripheral devices simultaneously to provide input/output capabilities in addition to those provided by the optional Sigma 5 integral IOP. The MIOP incorporates up to 32 input/output channels in eight channel increments. The device controllers attached to the first eight channels of the MIOP can handle up to 16 devices each; the remaining channels can handle one device each.

1-19 Additional Eight Subchannels (IOP)

To increase the number of devices connected to one IOP, additional subchannels may be added in increments of eight up to a maximum of 32 subchannels for 32 devices.

1-20 Selector Input/Output Processor

The selector IOP provides control, sequencing, and data transmission for up to 32 high-speed peripheral devices operating one at a time. These devices may have data rates that would exceed the bandwidth of the multiplexing IOP or would use up so large a percentage of that bandwidth as to make it impractical to run any other device concurrently. In case a second high-speed data path is required, an optional additional selector channel may be

added, identical to the first selector IOP. This optional additional selector channel may share the same memory bus as the first.

1-21 Six Internal Interrupt Levels

In addition to the seven internal interrupt levels included in the standard computer, six more internal interrupts are optional.

1-22 MAXIMUM COMPUTER SYSTEM

A maximum Sigma 5 computer system may consist of up to eight 16K memories, eight three- to six-port expansion units, three register extension units, and 14 external interrupt chassis, in addition to the standard features in the CPU. For maximum I/O capabilities, input/output processors may be connected in any of the combinations listed in table 1-3.

Table 1-3. Maximum Computer System IOP Combinations

Multiplexing IOP's*	Selector IOP's	Additional Selector Channels	Total IOP's
5	0	0	5
4	2	2	8
3	3	2	8
2	3	3	8
1	4	3	8
0	4	4	8
*Includes integral IOP			


A block diagram of a typical maximum computer system is shown in figure 1-8.

1-23 SPECIFICATIONS AND LEADING PARTICULARS

The general specifications for the Sigma 5 are given in table 1-4.

The input power specifications for the power supplies used in the computer are given in table 1-5. Power supply PT14 receives 60-hz power from the main power source and supplies 60 vdc to the PT15 power supply. The 120-vac, 2000-hz output of the PT15 power supply is used as an input to the PT16, PT17, and PT18 power supplies. Since the PT14 and PT15 power supplies are always in series, the input and output power specifications are given as if the two were one power supply. The power output from the PT16, PT17, and PT18 power supplies, in watts, is determined by the power requirements of the computer as indicated in table 1-6. This table represents an arbitrary computer containing all possible optional features in the CPU. The total power requirements from table 1-6 may be used to calculate the necessary power supply input in table 1-5. Power requirements for peripheral devices are given in the technical manuals for those devices.

Figure 1-8. Sigma 5 Maximum System (Typical)



901172A-1008





Table 1-4. General Specifications

Characteristic	Specification
Temperature (electronics)	
Nonoperating	-40°C to +60°C (-40°F to +140°F)
Operating	5°C to 50°C (41°F to 122°F)
Relative Humidity (operating)	10% to 95%
Altitude	
Nonoperating	20,000 feet maximum
Operating	10,000 feet maximum
Memory cycle	
Without interleaving	800 nanoseconds
With interleaving	635 nanoseconds, effective
Logic signal levels	ONE: +4v; ZERO: 0v
Word length	32-bits plus parity bit
Data format	8-bit byte, 16-bit halfword, fixed point and floating point word, fixed point and floating point doubleword
Coding	Binary, Hexadecimal, EBCDIC

Table 1-5. Power Supply Input Power Specifications

Power Supply	Power Input (volt-amperes)
PT14, PT15	1.66 times volt-amperes output (2000 Hz)
PT16 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1-6)
PT17 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1-6)
PT18 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1-6)

Table 1-6. Computer Power Requirements

UNIT	POWER REQUIREMENTS OF PT16 (AMPS)			POWER REQUIREMENTS OF PT17 (AMPS)		TOTAL DC POWER (WATTS)
	+8v	-8v	+4v	+24v	Drive Voltage (25v max)	
CPU, frame 1	18.5	2.6	19.0			245
CPU, frame 2	20.0	1.3	35.0			310
16K memory	11.0	5.1	14.0	2.0	20.0	484

Table 1-6. Computer Power Requirements (Cont.)

UNIT	POWER REQUIREMENTS OF PT16 (AMPS)			POWER REQUIREMENTS OF PT17 (AMPS)		TOTAL DC POWER (WATTS)
	+8v	-8v	+4v	+24v	Drive Voltage (25v max)	
Port expander (1)	1.0	0.4	4.0			27
Multiplexing IOP	9.0	2.4	20.0			171
Register extension unit, including 4 register blocks	4.0	0.4	13.0			87
Processor control panel	3.5	2.5	0			48

SECTION II OPERATION AND PROGRAMMING

2-1 GENERAL

This section is divided into two main categories: operating instructions and programming description. Sigma 5 operating instructions describe the purpose and function of the processor control panel (PCP), its control switches and displays. The paragraphs describing programming include instruction and data formats, memory addressing, indexing, and indirect addressing. Descriptions of individual instructions can be found in the Sigma 5 Computer Reference Manual (SDS 900959), or in the operation code descriptions in section III of this manual.

2-2 OPERATION

The following paragraphs describe the operating procedures required during maintenance of the computer. All operations are carried out from the PCP.

2-3 CONTROLS AND INDICATORS

The PCP is divided into two parts: a maintenance section on the upper half of the panel, and an operator's or programmer's section on the lower half. The various control switches, indicators, and displays on the PCP are shown in figure 2-1. Table 2-1 lists the switches and indicators found on the programmer's section of the PCP with their reference designators and a brief description of their functions. A similar list for the switches and indicators on the maintenance section of the PCP is given in table 2-2.

2-4 OPERATING PROCEDURES

The following paragraphs describe step by step manual procedures for the various operations from the processor control panel.

2-5 Applying Power

When the POWER switch is pressed both ac and dc power are applied to the CPU and to all units connected to it. When ac power is applied to the system, the POWER switch is lit. Application of power sets the CPU to initial conditions as described in table 2-1.

2-6 Displaying Contents of Memory Location

To display the contents of any memory location or the contents of any current private memory register perform the following steps:

- a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.
- b. Place the address of the memory location (or of the register of the current register block) into the SELECT ADDRESS switches by moving the DISPLAY switch to the SELECT ADDR position.

- c. Move the DISPLAY switch to the momentary SELECT ADDR position and return to center.

- d. Observe the binary contents of the selected address in the DISPLAY indicators. Memory protection, if included, is inhibited in this PCP operation.

To observe the contents of a private memory register in a register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must first be changed to point to the desired register block. This operation is described in paragraph 2-9.

The contents of the memory location pointed to by the instruction address indicators (address currently in the P-register) may be displayed by performing the following steps:

- a. Move the DISPLAY switch to the momentary INSTR ADDR position and return to center.

- b. The display indicators will now contain the contents of the location pointed to by the instruction address indicators.

If successive memory locations are to be displayed, move the INSTR ADDR switch to INCREMENT position momentarily and repeat steps a and b.

2-7 Storing Into Memory

Storing data or instructions into memory locations, either in core memory or in private memory, is accomplished by the following steps:

- a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.

- b. Place the address of the memory location into which the data is to be stored into the SELECT ADDRESS switches.

- c. Set the single DATA switch to CLEAR. This resets the DISPLAY indicators (D-register).

- d. Place the binary information to be stored into the DATA switches. In the DATA switches binary ones are indicated when a switch is in the upper position. The center position of a DATA switch cannot change the current state of the corresponding bit in the D-register.

- e. Set the single DATA switch to ENTER and then release. The DISPLAY indicators (contents of D-register) will now assume the same information as the DATA switches.

- f. Set the STORE switch to the SELECT ADDR position momentarily and release. The data will be stored in the selected memory location.

Figure 2-1. Sigma 5 Processor Control Panel (PCP)




Table 2-1. Controls and Indicators, PCP Programmer's Section

Control or Indicator	Reference Designator	Function
POWER	Switch S19 Indicator DS28	Push-on, push-off switch that supplies ac power to CPU and all units under its control. When power is first applied, indicator DS28 lights, and a signal is generated in memory power supply to initialize system. All reset functions normally performed by CPU RESET and SYSTEM RESET switches are performed by the POWER switch. When power is applied to the system (indicator DS28 lit), pressing the POWER switch will remove power from the system.
CPU RESET/CLEAR	Switch S18 Indicator DS100	Pressing switch establishes following initial conditions within CPU: <ul style="list-style-type: none"> a. All interrupts are disarmed and disabled b. WRITE KEY, INTRPT INHIBIT, POINTER, CONDITION CODE, FLOAT MODE, MODE and TRAP indicators are reset c. INSTRUCTION ADDRESS indicators are set to X'25' d. DISPLAY indicators are set to X'02000000', which is load conditions and floating control immediate instruction with R field of zero, to produce "no operation" instruction e. Resets MEMORY FAULT indicators Setting the CPU to initial conditions by pressing CPU RESET switch does not affect any current input-output operation that may be in progress
I/O RESET	Switch S17 Indicator DS99	This switch is used to initialize the standard input-output system by halting all peripheral devices under control of the CPU and resetting all status and control indicators in the input-output system. The I/O RESET switch does not affect any current CPU operation
LOAD	Switch S16 Indicator DS27	Pressing the LOAD switch sets memory to initial conditions to accept an input operation using peripheral input device selected by UNIT ADDRESS switch
UNIT ADDRESS	Switches S15A, S15B, S15C	The three UNIT ADDRESS switches select the peripheral unit to be used in loading process. Unit addresses are hexadecimally notated and provide for up to 2048 different addressing combinations. Addresses of peripheral devices may vary from system to system
SYSTEM RESET/ CLEAR	Switch S18 Indicator DS100	Pressing SYSTEM RESET/CLEAR causes all controls and indicators in the Sigma 5 system to reset. Pressing this switch initializes the memory control logic, resets the MEMORY FAULT indicators, and causes the CPU to perform all the operations described for both the CPU RESET/CLEAR and I/O RESET/CLEAR switches. The SYSTEM RESET/CLEAR and the CPU RESET/CLEAR switches are interlocked so that pressing both switches simultaneously clears core memory to zeros
NORMAL MODE	Indicator DS25	Indicator lights when all the following conditions are satisfied: <ul style="list-style-type: none"> a. WATCHDOG TIMER switch is set to NORMAL b. INTERLEAVE SELECT switch is set to NORMAL c. PARITY ERROR MODE switch is set to CONT (continue) d. CLOCK MODE switch is set to CONT (continuous) e. All voltage margins are normal

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

Control or Indicator	Reference Designator	Function
RUN	Indicator DS24	Indicator lights when COMPUTE switch is set to RUN, and no halt condition exists
WAIT	Indicator DS23	Indicator lights when any of following conditions exist: <ul style="list-style-type: none"> a. CPU is executing wait instruction b. Program is stopped because of ADDR STOP switch c. CPU has attempted to execute instruction in interrupt location other than load or exchange program status doubleword or modify and test instruction
INTERRUPT	Switch S13 Indicator DS22	Switch is used by operator to activate control panel interrupt. If PCP interrupt level is armed, a single pulse is transmitted to interrupt level, advancing it to waiting state. INTERRUPT switch lights when this interrupt level is in waiting state and remains lit until interrupt level advances to active state
WRITE KEY	Indicators DS37-DS38	Two indicators, part of program status word 2 (PSW2), used to control write access in areas of memory when memory protection option is used
INTRPT INHIBIT	Indicators DS34, DS35, DS36	Three indicators, part of PSW2, used to designate which groups of interrupts are allowed or inhibited
POINTER	Indicators DS29-DS32	Four indicators, part of PSW2, used to represent current status of register pointer in CPU
CONDITION CODE	Indicators DS63-DS66	Four condition code indicators, part of program status word 1 (PSW1), used to indicate nature of results of instruction after instruction has been executed
FLOAT MODE SIG ZERO NRMZ	Indicators DS60, DS61, DS62	These three indicators, part of PSW1, represent current control modes for floating point operations: significance, zero, and normalize
MODE SLAVE	Indicator DS59	This indicator, part of PSW1, represents current mode of operation of CPU. Indicator lights when CPU is in slave mode
TRAP ARITH	Indicator DS56	Indicator ARITH, when lit, designates that trap conditions can occur with certain fixed point arithmetic operations. This indicator is part of PSW1
INSTRUCTION ADDRESS	Indicators DS39-DS55	These indicators normally represent the current contents of the P-register in the CPU and are part of PSW1. Address displayed in this field is address of next instruction when REGISTER SELECT switch is at EXT, the indicators normally displaying bits 16 through 25 of the P-register display the I/O address and the indicator normally displaying bit 26 of the P-register displays an internal I/O fast memory signal
CLEAR PSW1	Switch S77	This switch is used to clear the contents of the first program status word to zeros. Resets the condition code bits, the floating arithmetic code bits, the master mode flip-flop, and resets the contents of the P-register to zeros

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

Control or Indicator	Reference Designator	Function
PSW2	Switch S76	This switch is used to clear the contents of the second program status word to zeros. Resets the write key code bits, the interrupt inhibit flip-flops, and resets the register pointer to zeros
ADDR STOP	Switch S41	ADDR STOP (address stop) switch causes CPU to halt whenever value of INSTRUCTION ADDRESS indicators and value set in SELECT ADDRESS switches or the value of the operand address are equal. When halt occurs, WAIT indicator lights, and instruction in location displayed by INSTRUCTION ADDRESS indicators appears in DISPLAY indicators. Instruction displayed is one that would have been executed next had halt not occurred. Address stop halt is reset when COMPUTE switch is moved from RUN to IDLE. If COMPUTE switch is then moved back to RUN (or to STEP), instruction shown in DISPLAY indicators is next instruction executed. ADDR STOP switch is not effective when selected address is that of private memory registers 00 through 0F
SELECT ADDRESS	Switches S24-S40	Used with ADDR STOP switch to select virtual address at which program is to be halted. They are used to select virtual address of location to be altered when used with STORE switch, and are used to select virtual address of word to be displayed when used with DISPLAY switch
DISPLAY	Indicators DS67-DS98	Indicators display contents of memory word when used with INSTR ADDR, STORE, DISPLAY, and DATA switches. DISPLAY indicators show current contents of internal CPU sum bus and represent the next instruction to be executed when the CPU is placed in the RUN mode
DATA	Switches S44-S75	Thirty-two DATA switches are used to change contents of program status doubleword when used with INSERT switch and to alter value of DISPLAY indicators when used with single DATA CLEAR/ENTER switch. Each DATA switch is inactive in center position and is latching in center and upper (1) positions. In center position, DATA switch represents no change. In upper position each switch represents 1
INSERT	Switch S21	Used to make changes in program status doubleword by manual manipulation. Switch is inactive in center position and is momentary in upper (PSW2) and lower (PSW1) positions. When switch is moved to either PSW1 or PSW2, corresponding portion of program status doubleword is altered according to current state of DATA switches
STORE	Switch S23	Used to change contents of either general register or memory location. Switch is inactive in center position and is momentary in INSTR ADDR and SELECT ADDR positions. When switch is moved to INSTR ADDR, current value of DISPLAY indicators is stored in location shown by INSTRUCTION ADDRESS indicators. When switch is moved to SELECT ADDR, current value of DISPLAY indicators is stored in location shown by SELECT ADDRESS switches
DATA	Switch S43	Single DATA switch is used to change state of DISPLAY indicators. Switch is not active in center position and is momentary in CLEAR and ENTER positions. When switch is moved to CLEAR, all DISPLAY indicators are reset (turned off). When switch is moved to ENTER, display indicators are altered according to state of 32 DATA switches

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

Control or Indicator	Reference Designator	Function
INSTR ADDR	Switch S20	<p>INSTR ADDR (instruction address) switch is inactive in center position. Upper position (HOLD) is latching, and lower position (INCREMENT) is momentary. When switch is placed in HOLD, the normal process of modifying instruction address portion of program doubleword with each instruction is inhibited. If COMPUTE switch is placed in RUN while INSTR ADDR switch is at HOLD, instruction in location displayed by INSTRUCTION ADDRESS indicators remaining unchanged unless the instruction contains a branch or is a load or exchange doubleword instruction. If COMPUTE switch is moved to STEP while INSTR ADDR switch is at HOLD, instruction is executed once each time COMPUTE switch is moved to STEP, and INSTRUCTION ADDRESS indicators remain unchanged. Each time INSTR ADDR switch is moved from center position to INCREMENT, the following operations are performed:</p> <ol style="list-style-type: none"> a. Current value of INSTRUCTION ADDRESS indicators is counted up by one b. Contents of virtual address displayed by INSTRUCTION ADDRESS indicators are shown in DISPLAY indicators
DISPLAY	Switch S22	<p>Displays contents of either general register or memory location. Switch is inactive in center position and is momentary in both INSTR ADDR and SELECT ADDR positions. When switch is moved to INSTR ADDR or SELECT ADDR, contents of location shown by indicators or switches, respectively, appear in DISPLAY indicators</p>
COMPUTE	Switch S42	<p>Controls execution of instructions. Center position (IDLE) and upper position (RUN) are both latching. Lower position (STEP) is momentary. When COMPUTE switch is at IDLE, all other control panel switches are operative. When COMPUTE switch is moved from IDLE to RUN, RUN indicator lights and CPU begins to execute instructions as follows:</p> <ol style="list-style-type: none"> a. Current setting of DISPLAY indicators is taken as next instruction to be executed regardless of contents of location shown by current value of INSTRUCTION ADDRESS indicators b. Value in INSTRUCTION ADDRESS indicators is counted up by one c. Instruction execution continues with instruction in location shown by new value of INSTRUCTION ADDRESS indicators d. Steps b and c are repeated unless program branches out of sequence <p>When COMPUTE switch is in RUN, the only switches operative are POWER, INTERRUPT, ADDR STOP, INSTR ADDR (in HOLD position), and switches in the maintenance section of control panel. Each time COMPUTE is moved from IDLE to STEP, the following operations occur:</p> <ol style="list-style-type: none"> a. Current setting of DISPLAY indicators is taken as an instruction, and instruction is executed.

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

Control or Indicator	Reference Designator	Function
COMPUTE (Cont.)		<p>b. Current value of INSTRUCTION ADDRESS indicators is counted up by one. If stepped instruction was a branch instruction and branch should occur, INSTRUCTION ADDRESS indicators are set to the value of the effective address of branch instruction</p> <p>c. Instruction in location shown by new value of INSTRUCTION ADDRESS indicators is displayed in DISPLAY indicators</p> <p>If instruction is being stepped (executed by moving COMPUTE switch from IDLE to STEP), all controllable interrupt levels are temporarily inhibited while instruction is being executed; however, traps can occur. In this case, the XPSD instruction in the appropriate trap location is executed as if the COMPUTE switch were in RUN. Thus, if trap occurs during stepped instruction, program status doubleword display (PSW1 and PSW2) automatically reflects effects of XPSD instruction, and DISPLAY indicators then contain first instruction of trap routine</p>

Table 2-2. Controls and Indicators, PCP Maintenance Section

Control or Indicator	Reference Designator	Function
CONTROL MODE	Switch S3	<p>CONTROL MODE switch is a two-position key lock. When switch is in LOCAL, all controls and indicators on the PCP are operative. In LOCK, the following switches on the PCP are operative: POWER, INTERRUPT, all SENSE switches, and AUDIO. When the CONTROL MODE switch is in LOCK the following switches are interlocked to the following states regardless of their actual settings</p> <ul style="list-style-type: none"> a. COMPUTE switch to RUN b. WATCHDOG TIMER switch to NORMAL c. INTERLEAVE SELECT switch to NORMAL d. PARITY ERROR MODE switch to CONT e. CLOCK MODE switch to CONT
MEMORY FAULT	Indicators DS14-DS21	<p>Since the system is limited to no more than eight memory blocks, each MEMORY FAULT indicator corresponds to a specific memory block. Whenever a memory parity error occurs or an overtemperature condition exists in a memory block, the appropriate indicator lights and remains lit until indicator is reset. The MEMORY FAULT indicators can be reset by pressing CPU RESET or SYSTEM RESET switch or by read direct instruction coded to read MEMORY FAULT indicators. If MEMORY FAULT indicator is lit because corresponding memory block is beyond its maximum temperature range, and condition still exists when indicator is reset, it will immediately be turned on again</p>
ALARM AUDIO	Indicator DS13 Switch S2	<p>Indicator is used to attract operator's attention to some urgent operating condition, and is turned on and off under program control by execution of properly coded write direct instruction. When ALARM</p>

(Continued)

Table 2-2. Controls and Indicators, PCP Maintenance Section (Cont.)

Control or Indicator	Reference Designator	Function
ALARM (Cont.)		indicator is lighted and AUDIO switch is ON, a 1-kHz signal is set to PCP speaker. ALARM indicator is reset by CPU RESET or SYS RESET switch
PREPARATION PHASES	Indicators DS10, DS11, DS12	Display one of four CPU phases during instruction preparation, or IOP subphases with REGISTER SELECT switch at EXT
PCP PHASES	Indicators DS7, DS8, DS9	Display CPU phases (PCP1 through PCP7 in binary notation) during PCP operation, or I/O service call in indicator 4 (DS9) when REGISTER SELECT switch is at EXT
EXECUTION PHASES	Indicators DS3-DS6	Display CPU phases (PH1 through PH10 in binary notation) during instruction execution, or internal IOP execution phases with REGISTER SELECT switch at EXT
INT/TRAP PHASES	Indicators DS1, DS2	Indicators are lighted when either an interrupt or a trap condition occurs to display the interrupt/trap phases of operation
REGISTER SELECT	Switch S1	<p>Used to display contents of selected internal registers. With COMPUTE switch at IDLE, register selected by REGISTER SELECT switch may be shown in DISPLAY indicators by moving REGISTER DISPLAY switch to ON. When REGISTER DISPLAY switch is returned to inactive position, DISPLAY indicators display contents of sum bus. With REGISTER SELECT switch at EXT and CLOCK MODE switch in center position:</p> <ul style="list-style-type: none"> a. I/O phases are displayed in EXECUTION PHASE indicators DS3-DS6, I/O subphases are displayed in PREPARATION PHASE indicators DS10-DS12, I/O service call is displayed in PCP phase indicator 4 (DS9), I/O address is displayed in the INSTRUCTION ADDRESS indicators that normally display bits 16 through 25 of the P-register (DS45-DS54), and internal I/O fast memory signal is displayed in the INSTRUCTION ADDRESS indicator that normally displays P-register bit 26 (DS44) b. Floating point data (if option present) is displayed in DISPLAY indicators DS67-DS98 according to switch settings on ST14 module in location 06A of floating point unit. Switches permit display of contents of floating point sum bus and A-, B-, and D-registers (upper and lower), as well as miscellaneous floating point control signals
WATCHDOG TIMER	Switch S12	CPU can be interrupted at end of each instruction and at certain points during execution of some instructions. An interval of not more than 40 μ sec may occur between any two interruptible points. Watchdog timer is reset at each interruptible point and counts at a rate of 1-mhz between interruptible points. If count in watchdog timer reaches 40, CPU traps to location X'46'. When WATCHDOG TIMER switch is in OVERRIDE, watchdog timer is inoperative. When switch is in NORMAL, watchdog timer is operative

(Continued)

Table 2-2. Controls and Indicators, PCP Maintenance Section (Cont.)

Control or Indicator	Reference Designator	Function
INTERLEAVE SELECT	Switch S11	With this switch in NORMAL, interleaving between memory blocks is in effect. When switch is at DIAGNOSTIC, memory addresses are not interleaved between memory blocks
PARITY ERROR MODE	Switch S10	Controls action of CPU when a memory error occurs. If switch is at CONT (continue) when parity error occurs, appropriate MEMORY FAULT indicator lights, and an interrupt signal is transmitted to memory parity interrupt level. If switch is at HALT when a parity error occurs, appropriate MEMORY FAULT indicator lights, and CPU halts operation. Memory block in which error has occurred will not be available until its MEMORY FAULT indicator is reset
SENSE	Switches S6-S9	Switches are used under program control to set condition code portion of program status doubleword. When write direct instruction is executed in internal control mode, condition code is set according to state of the four SENSE switches, which are always operative. Normally, SENSE switches are used in this manner during diagnostic or other test routines
CLOCK MODE	Switch S5	Controls internal CPU clock. When switch is at CONT (continuous), clock operates at normal speed. When switch is in inactive (center) position, however, CPU clock pulses are inhibited. Under these circumstances a single clock will be generated each time CLOCK MODE switch is moved to SINGLE STEP position. As clock is stepped manually in this manner, PHASE indicators reflect CPU phase during each pulse of the clock
REGISTER DISPLAY	Switch S4	When switch is at ON, contents of register selected by REGISTER SELECT switch will be displayed in DISPLAY indicators. Switch is active only when CLOCK MODE switch is in center position

Memory protection, if included, is inhibited in this PCP operation. To store data into a private memory register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must be changed to point to the desired register block. This operation is described in the next paragraph.

Storing data into the memory location pointed to by the instruction address register (current address in the P-register) can also be accomplished by performing steps a, c, and d, and substituting step f1, following, for step f.

f1. Set the STORE switch to the INSTR ADDR position momentarily and release. The data will be stored in the memory location addressed by the instruction address indicators (current address in the P-register).

2-8 Clearing the Program Status Words

The contents of PSW1 may be reset to zeros by moving the CLEAR PSW1 switch to the momentary PSW1 position. The contents of PSW2 may be reset to zeros by moving the CLEAR PSW2 switch to the momentary PSW2 position.

2-9 Altering the Current Program Status Doubleword

Changing any of the data in the current PSD requires that PSW1 and PSW2 be treated separately. Changing any field of the PSD is accomplished by the following steps:

- a. Set the COMPUTE switch to idle.
- b. Enter the desired information into the 32 DATA switches only in those bit positions of PSW1 or PSW2 to be changed. In those bit positions in the fields where no change is to be made, the corresponding DATA switches must be in the center (no change) position. If any bit positions are to be changed from ONES to ZEROS, the PSW1 or PSW2 must be cleared with the CLEAR PSW1 or PSW2 switch.
- c. Set the INSERT switch to PSW1 if the change is to be made in that portion of the PSD, or to PSW2 if the change is to be made in that portion of the PSD.
- d. Release the INSERT switch. The new information will be entered into the program status doubleword.

2-10 Branching From the PCP

To cause the CPU to branch to any instruction in memory, regardless of what instruction is currently being executed, the following steps should be carried out:

- a. Set the COMPUTE switch to IDLE.
- b. Enter the address of the instruction to which it is desired to branch in the 17 least significant bits of the INSTRUCTION ADDRESS field of PSW1. (See paragraph 2-9.)
- c. Move the DISPLAY switch momentarily to INSTR ADDR.
- d. The instruction has been read from memory and will be the next instruction performed by the CPU.
- e. Set the COMPUTE switch to either RUN or STEP.

2-11 Stepping Through a Program

It is often necessary when debugging programs or when maintaining the equipment to sequence slowly through the program one instruction at a time, observing the results of each instruction after it has been executed. This is accomplished by performing the following steps:

- a. Set the COMPUTE switch to IDLE, and branch to that part of the program from where it is desired to step. See paragraph 2-10.
- b. Set the COMPUTE switch to STEP. In the DISPLAY indicators the contents of the next instruction will be displayed.
- c. The results of the instruction just executed can be seen by displaying the contents of the memory location or private memory register affected by the instruction. See paragraph 2-6, steps b, c, d, and e.
- d. Repeat steps b, c, and d above to continue the program sequence step by step.

2-12 Single Clocking an Instruction

During maintenance operations it is often necessary to sequence through individual instructions from one clock period to the next, observing the results of the CPU internal registers after each clock pulse. To single clock instructions in this manner, the following steps are performed:

- a. Branch to the malfunctioning instruction (see paragraph 2-10), or enter an identical instruction into the display (see paragraph 2-7).

- b. Set the CLOCK MODE switch to its center position. This inhibits all clock pulses. The COMPUTE switch may be set to RUN at this point.

- c. Set the CLOCK MODE switch to SINGLE STEP. This causes the instruction to sequence to its next phase.

- d. Observe the contents of the affected internal registers by setting the REGISTER SELECT switch to the proper register position and by setting the REGISTER DISPLAY switch to ON.

- e. After all affected internal registers have been observed and if no malfunction is seen, repeat steps c, d, and e.

In most single clock operations as just described, the INSTR ADDR switch can be placed in the HOLD position if it is desired to repeat the single clock operation through the instruction more than once.

2-13 Single Instruction Repetition

Single clocking a malfunctioning instruction as described in paragraph 2-12 may pinpoint the area of the malfunction without actually allowing the observer to determine what is causing the faulty condition. In some cases, an error may consistently occur while the CLOCK MODE switch is in the CONT (continuous) position, but may never occur when the switch is in the SINGLE STEP position. This could be caused by a slow gate or active circuit element. In such case, the operator should run the single malfunctioning instruction repeatedly using the oscilloscope to observe all signals that could be the cause of the error condition.

To run a single instruction repeatedly, the following steps should be followed:

- a. Branch to the malfunctioning instruction. (See paragraph 2-10.)
- b. Set the INSTR ADDR switch to HOLD. This prevents the instruction address field of PSW1 from changing after each execution of the instruction.
- c. Set the COMPUTE switch to RUN, and observe all pertinent signals on the oscilloscope as the instruction is executed repeatedly.

Certain instructions (those, for example, in which an operand is changed each time the instruction is executed) cannot be repeated in this manner without destroying data meaningful to the observer. The multiply and divide instructions are examples of this. For this type of instruction it may be necessary to enter a small four- or five-word instruction program loop to establish initial conditions each time the instruction is observed.

2-14 Loading a Program

After the input device has been loaded with the program tape or cards and has been properly prepared to read,

the following steps should be followed to load the program into memory:

- a. Set the COMPUTE switch to IDLE.
- b. Press the SYSTEM RESET switch.
- c. Set the UNIT ADDRESS switches to the address of the desired input peripheral device.
- d. Press the LOAD switch.
- e. Set the COMPUTE switch to RUN. The CPU will now read the program from the input device and store it in memory.

2-15 PROGRAMMING


The following discussion of programming is intended to clarify some of the functions and requirements of the Sigma 5 computer. It includes data and instruction formats, addressing requirements, modes of operation, and the instruction repertoire in tabular form. For more detailed operation of individual instructions, see the Sigma 5 Reference Manual (SDS 900959), or refer to section III of this manual.

2-16 WORD FORMATS

2-17 Data Word Formats


Data words consist of 32 binary digits or bits. The CPU is capable of addressing words, doublewords, halfwords, or bytes (quarterwords) for many of its operations.

Word. A single word contains 32 bits numbered 0 through 31, from the most significant bit to the least significant bit.




If the binary configuration of ones and zeros in the 32 bit positions of a word represent a numeric value, the binary content of bit 0 is the sign of the value, and the binary configuration in bits 1 through 31 represents the magnitude of the value. Negative numbers in the computer are always held in two's complement form. If the sign bit is a zero, the magnitude of the number is positive; if the sign bit is a one, the magnitude of the number is negative and is represented as the two's complement of its positive form. For example, the decimal number +29 would appear in its hexadecimal form in a word as 0000001D, and the decimal number -29 would appear in its hexadecimal form in a word as FFFFFFFE3.

Doubleword. A doubleword in the computer consists of two consecutive 32-bit words, and contains 64 bits numbered 0 through 63.




In doublewords which represent a numeric value, bit 0 represents the sign of the magnitude, and bits 1 through 63 represent the magnitude of the value. A doubleword always consists of two consecutive single words whose addresses are n and $n + 1$, where n is an even-numbered address.

Halfword. Sigma 5 is capable of addressing halfwords. Two halfwords are contained in one single word where halfword HWO consists of bits 0 through 15, and halfword HW1 consists of bits 16 through 31.




Each halfword is treated by the CPU as though it contains a signed value. Bit 0 of halfword HWO is the sign of the magnitude contained in bits 1 through 15; bit 16 of halfword HW1 is the sign of the magnitude contained in bits 17 through 31. During halfword operations the integrity of the number contained within the addressed halfword is maintained by extending the sign of the halfword magnitude 16 bit positions to the left. For example, if a halfword is loaded into one of the private memory registers, it will consist of 32 bits with its sign bit extended from bit 16 of the register to bit 0. Halfwords used in all arithmetic operations have their signs extended in the CPU internal registers in this same manner.

Byte. Four bytes of eight bits each can be contained in one single word where byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23, and byte 3 consists of bits 24 through 31.





Bytes are addressable singly. Bytes normally contain absolute magnitudes in binary-coded decimal (BCD) form, extended binary-coded decimal interchange code (EBCDIC) characters, or similar types of data.

Floating Point Formats. The computer provides two formats for representing floating point numbers: a short format of 32 bits, and for extra precision, a longer format of 64 bits. The short floating point format consists of a 24-bit fractional magnitude, a 1-bit sign that establishes whether the fraction is positive or negative, and a 7-bit biased exponent. The short format for floating point numbers is shown below.




901060A. 207

The long floating point format is similar to the short format except that the fraction field is increased from 24 to 56 bits.



901060A. 206

Each incremental value of the exponent multiplies the binary value of the fraction by a power of 16; thus, floating point numbers are hexadecimally oriented. For example:



901060A. 205

In this illustration the magnitude of the floating point number is the magnitude of the fraction (3/4) multiplied by 16^5 , or $0.75 \times 64,536 = 46,402$.

The floating point fraction is determined by the placement of its binary point, which is fixed at the left of the fraction between bit positions 7 and 8.

The fractional values of any floating point number, n , can be either positive or negative and its exponent can be either positive or negative. Thus, the four different combinations can be grouped in the following manner: $+(16^e)n$; $+(16^{-e})n$; $-(16^e)n$; and $-(16^{-e})n$. Since the most significant bit of the exponent is the complement of its state, the exponent is always biased by a value

of 64. For positive fractional values the positive exponents are not two's complemented; for positive fractional values the negative exponents are two's complemented. The following two positive fractions, one with a positive exponent of 16^4 and the other with a negative exponent of 16^{-4} , illustrate this rule.

$$+(16^4)n = 01000100 \dots \text{fraction } n \dots$$


$$+(16^{-4})n = 00111100 \dots \text{fraction } n \dots$$

For negative fractional values, positive and negative exponents are the one's complements of the corresponding exponents of the positive fractional values.

$$-(16^4) = 10111011 \dots \text{fraction } n \dots$$

$$-(16^{-4}) = 11000011 \dots \text{fraction } n \dots$$

A simple method of determining the actual value of any floating point number, whether an integer, a fraction, or a mixed number, is to move the fixed binary point to the right or to the left the number of bit positions equal to four times the value in the exponent field. For example, to determine the value of the following floating point number, move the fixed point from its position between bit positions 7 and 8 to the right a number of bit positions determined by multiplying the exponent value by 4.



901060A. 208

The value of this mixed number (integer and fraction) is the decimal equivalent 152.375. This method of determining the actual value of a floating point number may be simpler than the method of determining the fractional value and then multiplying this value by the third power of 16; for example, $1219/32,768 \times 4096 = 152.375$.

The following examples of floating point numbers are shown in hexadecimal notation with their corresponding decimal values.


Hexadecimal	Decimal
435F5000	+1525
425F5000	+95.625
415F5000	+5.95703125
4105F500	+0.372314453
405F5000	+0.372314453
BDA0B000	-1525
BEA0B000	-95.625
BFA0B000	-5.95703125

A normalized floating point number is one in which the fractional value is equal to or greater than 1/16. For example, the floating point number X'43100000' is normalized, but the floating point number X'4401000' is not, although both numbers are equal.

2-18 Instruction Formats

Instructions in the CPU fall into two general classes: those that require a reference address field and those that contain an operand within the instruction word.

Reference Address Instructions. The normal reference address instruction has the following format:



The basic operation code of the instruction is contained in bits 1 through 7 of the instruction word.

The R-field, bits 8 through 11, addresses one of 16 private memory registers (R0 through RF). The reference address field, bits 15 through 31, represents the address of a location in memory from which the operand is to be taken or into which data is to be stored.

The X-field, bits 12 through 14, addresses one of seven private memory registers (R1 through R7), which indexes the address contained in the reference address field. If the X-field contains all zeros, the instruction is not indexed; if the X-field does not contain all zeros, then the address contained within the reference address field will be modified by the addition of the contents of the register specified in the X-field.


Bit 0 of the instruction (IA) is an indirect addressing bit. If this bit is a zero, the reference address is the address of the operand. If bit 0 is a one, the reference address is the virtual address of a word in memory which, in turn, contains the virtual address of the operand. Indirect addressing is limited to a single level.

Operation codes are described by two hexadecimal characters and include bits 0 through 7. The most significant of the two hexadecimal digits of a normally addressed instruction will always be a number less than X'8'. Any operation code with its most significant hexadecimal digit 8 or greater means that the instruction is indirectly addressed. For example, a normal add word instruction has the normal operation code X'30'. If the add word instruction is indirectly addressed, the operation code would be X'B0'.

Some instructions with reference address fields do not address memory. In these instructions the contents of the reference address field contain types of information other than memory addresses — usually control or conditional

information relating to the operation of the instruction. Instructions that fall into this category are shifts, input-output, read direct, and write direct.

Immediate Operand Instructions. The format for immediate operand instructions follows.




901060A.212

The operation code of an immediate operand instruction specifies that the operand is contained within the instruction itself, that no access to memory is necessary, and that indexing is not possible. Immediate operand instructions cannot be indirectly addressed. If bit 0 of any immediate operand instruction contains a one, the instruction is aborted, and the CPU traps to location X'40'.

In an immediate operand instruction the contents of the R-field specify one of the private memory registers in the CPU. The number contained within the operand field is made up of a sign (bit 12) and a magnitude (bits 13 through 31). During the execution of an immediate operand instruction, the integrity of the value in the operand field is maintained by extending the sign bit 12 places to the left. Thus, the 20-bit immediate operand in bits 12 through 31 may be X'FFF2E' (-210 decimal), but in the course of executing the instruction the value becomes X'FFFFFF2E' (-210 decimal).

Throughout the following paragraphs, several examples of instructions are given. The instructions in these examples use the format indicated in example 1 which, in this case, is an indexed load word (LW) instruction.

Example 1. Instruction Format for Instruction Examples



In all examples wherever the instruction format is shown, its hexadecimal equivalent will also be indicated; for example:

Instruction 0-LW-B-3-A3 X'32B600A3'

Leading hexadecimal zeros of the reference address are omitted.

2-19 MEMORY ADDRESSING

Reference address instructions that require access to memory contain an address location in the reference address field. This reference address is subject to modification by indirect addressing or by indexing, and is referred to as the virtual address.

2-20 Reference Address

The address contained in the reference address field is the reference address. A reference address may or may not be the address of the memory location from which the operand is finally taken since this address is subject to change. If the reference address is not modified in any way during the execution of the instruction, the reference address is also the effective address.

2-21 Effective Address

The effective address is the final address seen by memory and is the address location from which the effective word (or actual operand) is taken or into which it is stored. A reference address may undergo one or two transformations before the address of the effective word is finally defined.

2-22 Indirect Addressing

The address in the reference address field of an indirectly addressed instruction (bit 0 = 1) does not refer to the location of the effective word or actual operand. Rather, it points to a location in memory where the effective operand is to be found. The memory access operation of an indirectly addressed load word (LW) instruction is shown in example 2.

Example 2. Indirect Addressing

Instruction 1-LW-B-0-103A X'B2B0103A'

The instruction addresses the operand indirectly through the contents of location X'103A'.

103A 00000B42 The address in X'103A' is the effective address of the operand.

B42 00000113 The effective operand in X'B42' is X'113'. This number is loaded into private memory register B.

The reference address (X'103A') of the instruction is indirectly addressed (bit 0 = 1); therefore, the contents of this location (X'103A') contain the actual address (X'B42') of the operand or effective word. The operand finally loaded into register B is X'113'.

2-23 Indexed Addressing

If the X-field (bits 12 through 14) of an instruction does not contain all zeros, the instruction is indexed. The contents of the X-field determine which index register (R1 through R7) is to be used in the indexing operation.

When an indexed instruction is executed, the contents of the register specified by the X-field are added to the virtual address of the instruction and the resultant sum becomes the effective address of the operand or storage location. The following example of an indexed subtract word instruction illustrates the operation of an indexed instruction.

Example 3. Indexed Addressing

Instruction	0-SW-C-5-407	X'38CA0407'
R5	000044E6	
RC	0000ABCD	(before execution)
RC	00009ABC	(after execution)
407	XXXXXXXXXX	(contents undefined)
48ED	00001111	

In this example memory location X'407' is not actually addressed and its contents are not affected in any way. The contents of register R5 added to the virtual address of the instruction result in an effective address of X'48ED'. The contents of memory location X'48ED' are subtracted from the contents of register RC and the difference is stored in register RC.

2-24 Indirect Indexed Addressing

An instruction may be both indexed and indirectly addressed. When this is the case, indexing occurs after indirect addressing takes place rather than before. This is called post-indexing. The following example of a store word (STW) instruction that is both indexed and indirectly addressed shows the addressing relationships. The operand in this instance is located in register R9. The location into which the operand is to be stored is the location resulting from the indirect and indexed addressing.

Example 4. Indirect and Indexed Addressing

Instruction	1-STW-9-3-5B6	'B59605B6'
R3	00000213	
R9	005B0000	
5B6	00000AAB	
CBE	XXXXXXXXXX	(before execution)
CBE	0005B000	(after execution)

The virtual address X'5B6' in the instruction word is translated into a second virtual address X'AAB'. The contents of register R3 are added to this second virtual address and the sum (CBE) becomes the effective address of the memory location into which the operand in register R9 is stored.


2-25 Doubleword Addressing

A doubleword consists of one even-numbered word and the next consecutive odd-numbered word. This convention applies to doublewords that exist either in core memory or in private memory. An attempt to address an odd-even doubleword combination will result in the CPU forcing an even-odd doubleword address where the first even numbered word is the addressed odd word minus one. For example, the load doubleword instruction 0-LD-2-0-537 will address the memory doubleword located in addresses X'536' and X'537', and not X'537' and X'538'.

The doubleword location in the private memory registers is addressed by the R-field of the instruction. To address the register doubleword, the address in the R-field must be an even-numbered address. Unlike the doubleword address for memory, however, an odd address in the R-field addresses only the odd word of the register doubleword.

The following examples of a load doubleword instruction (LD) illustrate the effect of the instruction when both even- and odd-numbered doubleword addresses are used.


Example 5. Even Doubleword Addresses



901060A.213

Where even doubleword addresses are specified, the data transfer is from memory even word to register even word, and memory odd word to register odd word.

Example 6. Odd Doubleword Addresses



901060A.214


When an odd-numbered register address is placed in the R-field, both words of the effective doubleword are loaded into the same private memory register. As the most significant word of the doubleword is the last to be loaded, private memory register R contains the most significant word at the end of the instruction.

Using an odd-numbered register address in a doubleword instruction is a legitimate programming strategy and is not forbidden.

2-26 Indexed Doubleword Instructions

The least significant binary digit of a memory doubleword address in an instruction is always considered by the CPU to be a zero even though it may actually be a one. Thus, doubleword address boundaries start with even-numbered word locations. For example, a doubleword could consist of word X'406' and X'407', but not of words X'407' and X'408'. If the programmer were to address a memory doubleword as X'407', the CPU would address the doubleword contained in memory locations X'406' and X'407'.

When a doubleword address instruction is indexed, the index register is shifted to the left one bit position before the addition takes place, and therefore, any number in the index register is, in effect, twice its normal value when used for indexing. For example, an instruction addressing the doubleword X'713' will address words X'712' and X'713'. If the contents of the index register are equal to 5, the actual doubleword addressed in memory will be the doubleword located in X'71C' and X'71D'.




2-27 Halfword Addressing

Two halfwords, HW0 and HW1, can be placed within one 32-bit register or memory location. Halfword HW0 consists of bits 0 through 15, and halfword HW1 consists of bits 16 through 31. (See paragraph 2-17.)

A halfword instruction addressing the left-hand halfword HW0 uses the same address as though it were addressing the full word. The halfword instruction addressing the right-hand halfword HW1 also uses the full word address, but the instruction X-field must refer to one of the index registers in private memory, and this index register must contain a one in its low order bit. The next two examples show the operation and addressing scheme for loading halfwords HW0 and HW1 into register RF.


Example 7. Load Halfword HWO

Instruction 0-LH-F-0-63B X'52F0063B'



Example 8. Load Halfword HW1

Instruction 0-LH-F-5-63B X'52FA063B'




In each of the load halfword instructions shown in examples 7 and 8, the sign of the halfword is extended 16 places to the left before it is loaded into register RF. Thus, if the contents of instruction HWO in example 7 were X'FF0A', register RF would be loaded with X'FFFFFF0A'; if the contents of instruction HW1 in example 8 were X'0004', register RF would be loaded with X'00000004'.

Use of the index register in example 8 to designate that HW1 was addressed does not imply that the instruction was an indexed instruction or that the contents of the reference address was modified in any manner. Neither should it be inferred that halfword instructions cannot be indexed. Example 9 shows how the halfword instruction in example 8 could have been indexed.

Example 9. Indexing Halfword Instructions

Instruction 0-LH-F-5-33A X'52FA033A'



In halfword instructions that are indexed, the index register is shifted to the right by one bit position so that bit 30 of the index register is aligned with bit 31 of the reference address. Bit 31 of the index register does not modify the actual operand address, but is used by the internal logic of the CPU to distinguish which halfword is addressed. The binary addition of index register R5 to the reference address of the instruction in halfword operations is shown below.

Reference address	0 0000 0011 0011 1010
+ Index register	0000 0011 0000 0001 1
Sum (actual address)	0 0000 0110 0011 1011

If no indexing is desired when addressing halfword HW1, the referenced index register must contain a one in bit position 31 and zeros in bit positions 14 through 30. (See example 8.)

2-28 Byte Addressing


Four 8-bit bytes can be contained within one 32-bit register or memory location. Byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23, and byte 3 consists of bits 24 through 31.

An instruction that addresses bytes operates in a manner similar to one addressing halfwords in that no indexing is required for the left-hand byte, but the index register must be specified and contain the proper information for the other bytes. The index register is displaced by two bits (instead of one as for halfword addressing) for byte operations affecting bytes 1, 2, and 3. The two least significant bits of the index register (bits 30 and 31) determine which of the three right-hand bytes is addressed.


The following four examples show how each of the four bytes are addressed in a load byte (LB) instruction. In each of the examples of the LB instructions that follow, the addressed byte is loaded into bit positions 24 through 31 of the addressed register, and bits 0 through 23 are cleared to zeros.

Example 10. Load Byte 0


Instruction 0-LB-0-0-4037 X'72004037'




Example 11. Load Byte 1



Example 12. Load Byte 2



Example 13. Load Byte 3




Core memory is not involved during the execution of the instruction in example 13 since reference address 0 refers to a private memory register rather than to a core address.

None of the operand addresses in the load byte instructions in examples 11, 12, and 13 are indexed since all of the indexed registers contain zeros in bit positions 0 through 29. During the execution of these load byte instructions the index register is shifted right two places in respect to the reference address. Thus, only bits 13 through 29 can be added to the virtual address. If these index bits are all zeros, the virtual address remains unchanged.

The following example shows how the load byte instruction may be indexed.

Example 14. Indexing a Byte Address Instruction



The binary addition of the contents of index register R4 to the virtual operand address of the instruction is performed in the following manner:

$$\begin{array}{r}
 \text{Virtual address} \quad 0000000100000000 \\
 + \text{Index register} \quad \quad 00000000000010110 \\
 \hline
 \text{Sum (actual address)} \quad 0000000100000101
 \end{array}$$

The two least significant bits of the index register are used to designate which byte (byte 2 in this instance) is to be loaded. These bits are not added to the virtual address. Bits 13 and 14 of the index register are added to bits 15 and 16 of the virtual address.

2-29 BASIC INSTRUCTIONS

Table 2-3 lists all the basic operation codes, including those instructions that are optional or privileged. For detailed operation of each instruction see Sigma 5 Reference Manual (SDS 900959), or refer to the operation code descriptions in section III of this technical manual.

Table 2-3. Basic Instructions

Mnemonic	Code	Instruction Name
<u>Load-Store</u>		
LI	22	Load Immediate
LB	72	Load Byte
LH	52	Load Halfword
LW	32	Load Word
LD	12	Load Doubleword
LCH	5A	Load Complement Halfword
LAH	5B	Load Absolute Halfword

(Continued)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name
<u>Load-Store (Cont.)</u>		
LCW	3A	Load Complement Word
LAW	3B	Load Absolute Word
LCD	1A	Load Complement Doubleword
LAD	1B	Load Absolute Doubleword
LS	4A	Load Selective
LM	2A	Load Multiple
LCFI	02	Load Conditions and Floating Control Immediate
LCF	70	Load Conditions and Floating Control
XW	46	Exchange Word
STB	75	Store Byte
STH	55	Store Halfword
STW	35	Store Word
STD	15	Store Doubleword
STS	47	Store Selective
STM	2B	Store Multiple
STCF	74	Store Conditions and Floating Control
<u>Analyze-Interpret</u>		
ANLZ	44	Analyze
INT	6B	Interpret
<u>Logical</u>		
OR	49	OR Word
EOR	48	Exclusive OR Word
AND	4B	AND Word
<u>Floating Point Arithmetic (Optional Instructions)</u>		
FAS	3D	Floating Add Short
FAL	1D	Floating Add Long
FSS	3C	Floating Subtract Short
FSL	1C	Floating Subtract Long
FMS	3F	Floating Multiply Short
FML	1F	Floating Multiply Long
FDS	3E	Floating Divide Short
FDL	1E	Floating Divide Long

(Continued)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name
<u>Fixed Point Arithmetic</u>		
AI	20	Add Immediate
AH	50	Add Halfword
AW	30	Add Word
AD	10	Add Doubleword
SH	58	Subtract Halfword
SW	38	Subtract Word
SD	18	Subtract Doubleword
MI	23	Multiply Immediate
MH	57	Multiply Halfword
MW	37	Multiply Word
DH	56	Divide Halfword
DW	36	Divide Word
AWM	66	Add Word to Memory
MTB	73	Modify and Test Byte
MTH	53	Modify and Test Halfword
MTW	33	Modify and Test Word
<u>Comparison</u>		
CI	21	Compare Immediate
CB	71	Compare Byte
CH	51	Compare Halfword
CW	31	Compare Word
CD	11	Compare Doubleword
CS	45	Compare Selective
CLR	39	Compare With Limits in Register
CLM	19	Compare With Limits in Memory
<u>Shift</u>		
S	25	Shift
SF	24	Shift Floating
<u>Push-Down</u>		
PSW	09	Push Word
PLW	60	Pull Word
PSM	0B	Push Multiple
PLM	0A	Pull Multiple
MSP	13	Modify Stack Pointer

(Continued)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name
<u>Execute-Branch</u>		
EXU	67	Execute
BCS	69	Branch on Conditions Set
BCR	68	Branch on Conditions Reset
BIR	65	Branch on Incrementing Register
BDR	64	Branch on Decrementing Register
BAL	6A	Branch and Link
<u>Call</u>		
CAL1	04	Call 1
CAL2	05	Call 2
CAL3	06	Call 3
CAL4	07	Call 4

(Continued)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name
<u>Control (Privileged Instructions)</u>		
LPSD	0E	Load Program Status Doubleword
XPSD	0F	Exchange Program Status Doubleword
LRP	2F	Load Register Pointer
MMC	6F	Move to Memory Control
WAIT	2E	Wait
RD	6C	Read Direct
WD	6D	Write Direct
<u>Input-Output (Privileged Instructions)</u>		
SIO	4C	Start Input-Output
HIO	4F	Halt Input-Output
TIO	4D	Test Input-Output
TDV	4E	Test Device
AIO	6E	Acknowledge Input-Output

SECTION III
PRINCIPLES OF OPERATION

3-1 INTRODUCTION

This section provides general and detailed principles of operation of the Sigma 5 computer. The general principles are presented on a block diagram level and stress the overall functions of the equipment. The detailed principles are presented on a logic and circuit diagram level and emphasize the operation of logical functions within the major elements of the equipment.

3-2 GENERAL PRINCIPLES OF OPERATION


The Sigma 5 is organized around one or more central processor units (CPU), magnetic core memories, input-output processors (IOP), device controllers, and peripheral devices. One of each major element is shown in figure 3-1. These elements operate asynchronously in relation to each other. The IOP shown in the figure may be a multiplexing type or a selector type. A multiplexing IOP allows up to 32 devices to operate simultaneously. A selector IOP allows only one device to operate at a time, but at a high transfer rate. The CPU may also be equipped internally with an integral IOP which allows the CPU to perform input-output operations with no external IOP. In that case, some CPU registers and control circuits are combined with IOP registers to perform input-output operations. The peripheral device in figure 3-1 is shown with a dashed block to indicate that it is not strictly a part of the basic computer, but nevertheless is a major element, its use being implied by the device controller.

3-3 CENTRAL PROCESSOR UNIT

The CPU sequences and controls program execution. In executing operations, the CPU performs arithmetic and logic functions, addresses private memory and core memory, fetches and stores instructions and data, controls information transfer between core memory and other elements connected to the CPU, and performs other subfunctions. The CPU also controls internal and external interrupts and provides manual program control through the processor control panel (PCP). A functional block diagram of the CPU is shown in figure 3-2.

3-4 Arithmetic, Control, and Address Functions

Arithmetic, control, and address functions are performed by the adder, sum bus, CPU registers, and associated control logic (see figure 3-3). In general, registers A and D combined with the adder and sum bus perform the arithmetic operations and other control functions. Register C is used for CPU input; register O holds the opcodes; and registers R, Rp, and P are used for addressing. Register B is used for temporary storage of the program address and as an extended accumulator with the A-register. Registers IOFR, IODA, and IOFM are components of the integral IOP, and the DIO registers are used for read direct and write direct operations. Register MC (macro-counter) is used for iteration counting.



901172A. 30

Figure 3-1. Sigma 5 Major Elements




Figure 3-2. Central Processing Unit, Functional Block Diagram

Instructions or data from core memory enter the CPU through the C-register. From the C-register, operation codes are transferred to the O-register, private memory addresses are transferred to the R-register, and the entire word, including reference and index addresses, is transferred to the D-register. Operation codes in the O-register are decoded and activate the signal families peculiar to the operation. Instructions and data from private memory and from I/O fast memory enter the CPU through the C-register or the A-register. The A-register is used during many operations, examples of which include arithmetic functions, left and right shifts, and indexing.

PRIVATE MEMORY ADDRESSING. The address in the R-register is placed on the private memory address lines to address private memory. If private memory is extended to

more than one block (page) of 16 registers by a private memory extension unit, the block in which the addressed register is located (current register block) is specified by the contents of the Rp-register. This register is part of the program status doubleword and is loaded by program control. Registers 1 through 7 of the current register block in private memory may be used as index registers. The index registers are addressed by the X field in the instruction at the time the instruction is in the D-register.

Private memory may also be addressed by the P-register. If an instruction produces an effective address in the range of 'X'0 through 'X'F, the four low order bits of the reference address are used to address the register in the current register block of private memory which corresponds to the address. The private memory register may be used as the





Figure 3-3. Arithmetic, Control, and Address Functions, Block Diagram

source of an operand, the location of a direct address, or the destination of a result. In this case core memory is not affected.

CORE MEMORY ADDRESSING. Core memory is addressed by the effective address in the P-register. The effective address is the final address produced for an instruction. With direct addressing the reference address of the instruction is the effective address. With indirect addressing, the initial reference address in the instruction corresponds to a location in core memory or private memory which contains an address value. This address value is accessed and transferred to the P-register where it becomes the effective address. When this occurs, the initial reference address is not lost but is temporarily stored in the B-register to be later updated and used in addressing the next instruction in the program sequence.

When an instruction specifies indexing with direct addressing, the effective address is produced by adding the contents of the index register to the reference address in the instruction. This function is performed by the adder, the A-register (containing the index value), and the D-register (containing the reference address). Index alignment is performed for byte, halfword, word, doubleword, and shift operations, and is a function which varies the effective length of the P-register to change the effective address displacement value. Index alignment is described in the Sigma 5 Reference Manual under Address Modification.

An instruction may specify both indexing and indirect addressing. In this case, the effective address is produced by adding the contents of the index register to the contents of the memory location corresponding to the initial reference address. Indexing occurs after the indirect location is accessed. Therefore, the initial reference address is not modified.


3-5 CPU Timing

Basic CPU timing for instruction execution is controlled by ac clock pulses having variable time intervals. The clock pulses are generated by the CPU clock generator. Phase control flip-flops toggled by the variable clock pulses determine the phase of the instruction being performed. Only one phase control flip-flop is set at any time. There are four preparation phases (PRE1 through PRE4) and ten execution phases (PH1 through PH10). In the preparation phases the functions common to most instructions are performed. In the execution phases the functions to complete the instruction are performed. In general, phases progress in numerical sequence, but a phase can be repeated or skipped depending on the instruction requirements. Most instructions require only a few phases. All instructions require at least two preparation phases (PRE1, and PRE3 or PRE4) and two execution phases (PH1 and PH10).

In a typical instruction, conditions are set during phase PH10 of the present instruction to read the next instruction into the C-register, and from there to transfer the instruction to the D-register, and the operation code and R field to the O- and R-registers, respectively, and to update the program address in the P-register. These functions are executed at the trailing edge of the next clock when phase PH10 ends and PRE1 begins. The phase which follows PRE1 may be any one of the other preparation phases depending on the instruction format. Typically, during preparation phase PRE1 the operation code is decoded and conditions are set to transfer the reference address from the D-register to the P-register. Phase PRE2 is used to compute the effective address and may require two clock times. Phase PRE3 is used to fetch the operand from core memory or private memory, and PRE4 is used for halfword or byte alignment and sign extension. PRE4 may require four clock times. At the end of the last preparation phase (PRE3 or PRE4) on the trailing edge of the clock, execution phase PH1 begins. When the instruction is nearly completed the phase sequence branches to PH10 to accomplish the final operations of the instruction and the normal end functions common to most instructions. The conditions are set to read the next instruction into the C-register. The process is then repeated for that instruction.

For operations other than those involved in preparation and execution of instructions, the CPU also has six phase control flip-flops (PCP1 through PCP6) for operating in the processor control panel mode, two flip-flops (INTRAP1 and 2) for interrupt trap mode, and four flip-flops (IOPH1 through IOPH4) for the input-output mode. The IOPH flip-flops operate in conjunction with sixteen general-purpose switch phase flip-flops (SW0 through SW15). Phases PCP, INTRAP, and IOPH operate in their respective modes in a way similar to the PRE and PH phases.

CPU CLOCK GENERATOR. Three tapped delay lines make up the CPU clock generator (see figure 3-4). The generator produces ac clocks for triggering ac flip-flops in the CPU and the floating-point option, ac clocks for triggering private memory, and dc clocks to trigger the C-register buffer flip-flops. A clock pulse is initiated each time delay line 1 is enabled. The pulse is tapped off at fixed intervals to form the required clock pulses. One of the tapped pulses is applied to the ac clock gates which generate an ac clock unless inhibited by a disabling function. The disable function shown in the simplified block diagram can be either a high disabling signal or the lack of a high enabling signal. In general, the ac clock gates provide a means of inhibiting a clock pulse until a certain time. An example is when a memory request has been generated but the data has not been released from core memory. Until the data is released, all clocks are inhibited. When data is released from memory, a data release function again enables the clock.



901172A. 37

Figure 3-4. CPU Clock Generator, Simplified Block Diagram

Clock pulses CL and CK are outputs of the AC clock drivers. These clocks are 40 nsec and 50 nsec pulses, respectively, and recur at variable time intervals. The time intervals, designated T5, T8, and T11, are established by enabling or disabling delay line sensors associated with delay line 2. Nominal intervals for T5, T8, and T11 are 280, 380, and 500 nsec, respectively. Another variable interval occurs with the clock that initiates delay line 2. This clock is selected from either the 180 nsec or the 210 nsec tap of delay line 1. The tap selected depends on the status of the data request flip-flop. The 180 nsec tap is selected if the flip-flop is reset and the 210 nsec tap is selected with the flip-flop set.

If not inhibited by the clock enable/disable logic, delay line 1 is reinitiated by clock ACCLG (AC Clock Gate) from delay line 3 each time the clock reaches that point in the cycle. One of the conditions which inhibits an ac clock to the CPU is crossover. Crossover exists when private memory is addressed by the P-register, that is, when the effective address is in the range of 'X'0 through 'X'F. When this occurs, the private memory clock is generated as usual but the CPU ac clock is inhibited. The other functions which affect the clock enable/disable logic shown in figure 3-4 are described in the detailed principles of operation. Also shown in figure 3-4 is the address-not-here clock (ADNH) taken from delay line 3. This clock ensures that delay line 1 is enabled again in case a nonexistent location is addressed in core memory. If such a location is addressed, the memory request inhibits delay line 1 and the lack of a data release keeps the delay line inhibited. In that case, the address-not-here clock enables delay line 1 and sets the trap condition.

OSCILLATOR CLOCK GENERATOR. The oscillator clock generator consists of a 2-MHz sine wave oscillator followed by a frequency divider with seven flip-flops (see figure 3-5). Clocks of 1 MHz and 16 kHz are taken from the frequency divider. The 1 MHz clock steps the watchdog timer; is supplied to the input-output processors where it is routed to the device controllers; is fed to the CLOCK MODE switch on the PCP for single step operations; and is the source for the interrupt gate clocks which trigger the interrupt control flip-flops. The 16-kHz clock from the frequency divider supplies the time base selector which produces clock pulses for the real-time counter interrupts.

WATCHDOG TIMER. The watchdog timer ensures that the program periodically reaches interruptible points during instruction execution. The timer is a 6-bit counter triggered by the 1-MHz clock from the oscillator clock generator (see figure 3-5). The counter starts at the end of every instruction and at interruptible points in long instructions. The watchdog timer initiates the trap circuits if the count reaches 42 ms before another interruptible point or the end of an instruction occurs in the program sequence.

REAL-TIME CLOCK. The real-time clock, of which there are two standard levels and two optional levels, consists of a fixed interrupt routine preset to trigger at a frequency determined by the time base selector. Frequencies of 8 kHz, 4kHz, 2 kHz, and 500 Hz are available from the time

base selector. External frequencies and a 60-Hz line frequency may also be connected to control a real-time clock. In a typical application, when a real-time clock interrupt level is triggered, a fixed location in memory is accessed and the value contained in the location is decremented and restored to the fixed location. When the value becomes zero, the corresponding counter-equals-zero interrupt level is triggered. The counter-equals-zero interrupt level is associated with another interrupt routine at the discretion of the programmer.

3-6 Interrupt/Trap Functions

Interrupts and traps cause the normal program sequence to be interrupted. In general, interrupts allow the current instruction to be completed before entering the interrupt sequence and provide for returning to the interrupted point in the program to resume normal program operation after the interrupt is cleared. Traps cause the immediate execution of an instruction in a unique location in memory without necessarily allowing the current instruction to be completed. Traps are usually caused by program errors. A summary of the interrupts and traps is described in the SDS Sigma 5 Computer Reference Manual under Interrupt System and Trap System, respectively.




Figure 3-5. Oscillator Clock Generator, Simplified Block Diagram

INTERRUPTS. Each interrupt has an assigned priority determined by its position in a priority chain. In general, external interrupts have lower priority than internal levels. A level may be in one of six states depending on the condition of three control flip-flops assigned to each level. These states include armed, enabled, disarmed, disabled, waiting or active. When a level advances to the active state, the program branches to a memory address assigned to the interrupt and the instruction in that address is executed. The interrupt location may contain a single instruction (as in the real-time clocks) or the instruction may take the program to an interrupt subroutine. Interrupt operations are controlled by phase flip-flops INTRAP1 and INTRAP2. The phase flip-flops are clocked by the CPU ac clocks.

TRAPS. A trap is indicated by such conditions as non-existent instructions, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for operation of an option when the option is not included in the equipment. As in the interrupts, each trap is associated with an instruction stored in a location assigned to the trap. When a trap condition is detected, the trap state is set, causing phases INTRAP1 and INTRAP2 to be entered. The current instruction may or may not be carried to completion, but in either case the instruction is terminated by the trap sequence. During the trap sequence, the instruction address of the current program status doubleword (which had already been incremented) is decremented and the instruction in the location associated with the trap is executed. The instruction in the trap location is an exchange program status doubleword (XPSD).

POWER FAIL-SAFE. The power fail-safe option includes a power monitor and two levels of interrupts. The power-on level (00) and the power-off level (01) have the highest priority in the interrupt chain. They are always armed and enabled while power is operating in the normal range. If the power monitor detects a power loss below a preset threshold, the monitor generates a power-off request signal which activates the power-off interrupt. The interrupt waits until the current instruction is completed. If the power-off request occurs during a service call and the service call had interrupted an instruction, then both the service call and the interrupted instruction are completed before the CPU services the power-off routine. The CPU has approximately 5 milliseconds after the power-off request goes true to complete the current operations, to store all the volatile information into core memory, and to shut down the computer. When power is restored to a level above the threshold, the CPU is initiated and a recovery subroutine associated with the power-on interrupt is executed. The CPU is returned to the state it was in before power failure.

3-7 Private Memory Organization

The standard private memory (CPU fast memory) in the Sigma 5 contains one block of 16 general registers. Each

register has 32 bits. The term private implies that the registers may only be accessed by the CPU and by no other equipment. Optional register extension units may be added to the standard block to enlarge private memory. Each register extension unit contains a block of 16 registers. A total of 16 blocks, including the standard block, may be contained in a Sigma 5.

Registers in any block are addressed X'0' through X'F'. The block of registers currently available to a program is called the current register block. Register 0 in the current register block is used for special applications by the CPU. For example, during input-output operations the address of the first command doubleword in a sequence is obtained from register X'0'. Registers X'1' through X'7' are used in indexing operations and all the registers in a block may be used as accumulators (fixed point and floating point) and to hold control information.

3-8 Processor Control Panel

The PCP displays the states of selected registers in the central processor and provides switch-controlled signals for manual computer operation. The upper section of the panel is reserved for maintenance personnel, the lower section for the computer operator.

Most switches on the PCP are inhibited while in the run mode. When any control switch is operated while in the idle mode a phase sequence (PCP phases) similar to the CPU phases is entered. The PCP phases are controlled by six flip-flops, PCP1 through PCP6. The phases have uniform length. Placing the COMPUTE switch to IDLE places the PCP logic in phase PCP2. Placing the COMPUTE switch to RUN or STEP takes the PCP from the idle phase to PCP3, from which the CPU branches to PH10 of the current instruction. The preparation phases follow PH10 to execute the instruction.

3-9 Floating Point Unit

The floating point optional unit provides the CPU with floating point arithmetic capability. The unit is controlled by the floating point clocks generated by the CPU delay line clock generator. During floating point operations the unit is loaded from the CPU sum bus and the operation is performed by the registers and adder in the unit. The registers are expanded to accommodate both long and short number formats. After the operation is completed, the number is returned through the CPU B-register. The internal functions of the floating point unit are described in the detailed principles of operation.

3-10 Memory Protection

The memory protection option in the CPU consists of one 2-bit write-lock register for each 512-word block of core memory and one 2-bit write key. The write key is contained in bits 34 and 35 of the program status doubleword. The write locks and write keys allow access to core memory locations to be program controlled. The write lock codes


are first written into memory as a lock control image, 16 codes to a memory word. The lock control image is transferred to the write lock registers by a move-to-memory-control instruction. During memory access, the write lock codes are compared with the two write key bits in the program status doubleword to determine if the addressed block of memory can be accessed. Access control bit configurations are described in section II of this manual.

3-11 CORE MEMORY

The maximum core memory storage is 128K, comprising eight memory blocks, each containing 16K. A memory

block may contain 4K, 8K, 12K, or 16K by adding optional 4K memory expansion kits. A minimum 4K block is standard with each computer. Each memory block is organized in stacks, core diode modules, bytes, and bit planes (see figure 3-6).

A 4K memory is called a stack; it comprises four core diode modules. Each stack has a capacity of 4096 words of 32 bits plus a parity bit. One byte in each of the 4096 words is held in a core diode module, hence, each word embraces all four modules in the stack. The cores on a module are arranged in matrices, 32 by 128 cores, called memory bit



901060A. 302

Figure 3-6. Core Memory Organization

planes. Each core in a bit plane corresponds to one bit in each of the 4096 words in the stack. Modules for bytes 0, 1, and 2 contain eight bit planes. The module for byte 3 contains nine bit planes to include the parity bit.

3-12 Port Expansion

Memory blocks are connected in parallel to the CPU (see figure 3-7). Each memory block has a standard port designated as port C.


A port is a section of memory logic that controls entry priority during memory access. Port C is always connected to the controlling CPU and is sufficient in systems where the only input-output processor is an integral IOP in the CPU. For each external IOP or CPU connected to a memory block an optional port is added. The first additional port is port B. It is commonly called a one-to-two port expander and provides a second access path. The next port added is port A and is commonly called a two-to-three port expander. Port A provides a third access path and has the highest priority. Port C has the lowest priority. For maximum port expansion on any memory block, a three-to-six port expander may be added to either port A or port B. The three-to-six port expander has four additional ports providing a total of six access paths when connected. The additional ports are numbered 1 through 4. Port 1 of the expander has the highest priority and port 4 the lowest.

3-13 Three-Wire Core Selection

The Sigma 5 combines the three-dimensional coincident current core selection method with the two-dimensional linear core selection method. This combination is commonly known as the 2-1/2 D system. The 2-1/2 D system has a coincident current read cycle and a linear select write cycle. Three wires are threaded through each core: an X wire (word wire), a Y wire, and a sense wire. No inhibit winding is present.

On each bit plane there are 128 X wires. Each X wire also threads all other bit planes on a core module. A bit plane contains 16 Y wires which are separate for each bit plane. Each Y wire doubles back through a second row of cores to provide 32 Y wires in all. Typical X and Y wiring for two cores in each of two bit planes on a memory module is shown in figure 3-8. A sense wire threads through all of the cores in one bit plane. Since each Y wire passes through two rows of cores there are two core intersections for each combination of X and Y wires. For a given direction, currents add in the core at one intersection and cancel in the other. Hence, core selection is determined by current direction as well as wire location.

To write ones, half current is passed through one word wire; half current is also passed through the selected Y wire to affect one core out of 4,096. The two half currents add at



901172A. 33

Figure 3-7. Memory Connections and Port Expansion




Figure 3-8. Typical X and Y Core Wiring

the intersection and force the core to the one state. To write zeros, the Y current is inhibited on the bit planes where zero bits are to be written. This method is similar to the linear select method in that the digit current is added to, rather than subtracted from, the word current.

To read, half current is passed through the appropriate X wire, half current is also passed through the same Y wire on all bit planes. All cores in the selected location are forced to zero, and the sense wires detect current from the bit planes that contained ones in the selected location.

3-14 Memory Input-Output

Data is interchanged between core memory and the CPU or IOP on a 32-bit bidirectional memory bus. Each memory block contains control logic, port priority logic, and core selection logic to control information flow within the block. Two latch registers are provided: one to hold location addresses (L-register) and the other to handle data entering and leaving memory (M-register). Data entering memory is gated from the CPU sum bus or IOP memory bus onto the core memory bus and loaded into the M-register. Data leaving memory is loaded into the M-register from sense amplifiers and is transmitted on the memory bus to the CPU C-register or IOP M-register. Addresses entering a core memory block may be modified by interleave logic before loading the L-register to address the cores.

MEMORY TIMING. Two delay lines in each memory block control timing: one controls the read cycles, the other controls the write cycles. The delay lines provide pulses at 20 nsec intervals. Memory access occurs in three modes: read-restore, full clear write, and partial clear write. Regardless of the mode, a read and a write cycle are required for each memory access. Every read cycle must be followed by a write cycle to replace the information in the same memory location. A write operation must be preceded by a read cycle to clear the location for storage.

In the read-restore mode a memory request signal sends a pulse down the read delay line. Outputs from the delay line


taps provide timing signals to energize the X and Y drive lines, enable the register latches and strobe data into the M-register. Parity is checked in this mode. In the full clear write mode, a read cycle is executed to clear the location, but the read data is not gated into the M-register and is lost. During the partial clear write mode, the data from the read cycle is gated into the M-register and parity is checked. One, two, or three new bytes are inserted into the word and new parity is generated before the word is written into memory.

To execute a write cycle for the read-restore and full clear write modes, an output from the read delay line starts a pulse down the write delay line. Outputs from the write delay line energize the X and Y drive lines in the opposite direction from that in the read cycle, and inhibit the Y lines in bit positions where zeros are to be stored. Zeros are present in all bit positions of a word following a destructive read operation and remain in bit positions where writing a one is inhibited. Odd parity is checked in the full clear write mode, setting the parity error flip-flop if the M-register contains an even amount of ones. Timing for the write cycle in the partial clear write mode is the same as that for the read-restore and full clear write modes except that energizing the drive lines is delayed long enough to set byte indicators and route the information into the addressed byte locations.

INTERLEAVING. Memory access speed can be increased by overlapping the second cycle of one access with the first cycle of the next access. An example of interleave timing in a read-restore mode is shown in figure 3-9. The interleave method requires that successive words be stored in different memory blocks because in addressing the same memory block successively both the read and write cycles must be completed before another access is started. As an example of interleaving, consider two 4K memory blocks and a program that calls for storing data in sequential memory locations. The first word is stored in one of the blocks, the second word is stored in the other block in the same numbered location as the first, and the third word is again stored in the first block. In larger memories and different clock sizes, interleaving becomes more complex, but two successive words are never stored in the same block. Interleaving is performed by transforming certain bits in the address before entering the recognition logic of the port. Four switches on switch modules, and starting-address switches on the ports, are provided for interleave setup.

3-15 INPUT-OUTPUT CHANNEL

An input-output channel consists of an input-output processor (IOP) connected to one or more device controllers, each controlling one or more peripheral devices. The IOP controls data exchange between core memory and the device controllers. This discussion describes the three types of IOP's which a Sigma 5 system may contain: multiplexing (MIOP), selector (SIOP), and internal (integral) IOP. Device controllers and devices are not included in this discussion since their arrangements are unique to each system.



901060A, 304

Figure 3-9. Example of Interleaving in Read-Restore Mode

Multiplexing and selector IOP's are external to the CPU and each is connected to one port in core memory by a single memory bus. This allows the I/O channels to communicate with core memory simultaneously with the CPU. The integral IOP is internal to the CPU and shares the CPU memory bus. Therefore, either the CPU or the integral IOP, but not both, may communicate with core memory at any time.

Once started by the CPU, the external IOP's operate independently in transferring data between device controllers and core memory. Data is transferred in words (four bytes at a time) between the IOP and core memory. Between MIOP's and device controllers, transfers are made a byte at a time up to four bytes per service cycle. Then a new order is executed. Between SIOP's and the device controllers transfers are made in bytes, halfwords, and words continuously until the specified number of bytes has been transferred without disconnecting and reconnecting the device for each byte or word.

Command doublewords stored in memory by the CPU before an I/O operation are used as instructions by the IOP. The doublewords contain an IOP order, byte address, flags, and byte count. An IOP order designates the operation to be performed such as read, write, and read backward; the byte address is the address of the next byte location in core memory where data is to be read or stored; the flags designate how the operation is to be handled (e.g., data chaining, command chaining); and the byte count is the number of bytes remaining to be transferred. The IOP's have four operating states: order out, data out, data in, and order in. These are defined as follows:

Order Out. During order out, the IOP accesses a command doubleword from memory, stores the doubleword in fast access memory except for the order, sends the order to the device controller, and terminates the operation.

Data Out. During data out, the IOP accesses the memory location determined by the current byte address and transmits the data from that location to the device controller. The IOP decrements the byte count to reflect the number of bytes remaining to be transferred and adjusts the byte address to access the next byte location. When the byte count is reduced to zero the IOP accesses another command doubleword and, if data chaining or command chaining is specified by either chaining flag, continues to transfer data. Otherwise, the data transfer is terminated.

Data In. During data in, the IOP transmits data from the device controller to core memory by accessing the memory locations where the data is to be stored. The byte count and byte address are decremented with each byte. When the byte count is reduced to zero, the IOP accesses the next command doubleword only if data chaining or command chaining is specified by either of the chaining flags. Otherwise the data transfer is terminated.

Order In. During order in, the device controller transmits the operational status of the device to the IOP and then terminates the operation. An order in is always followed by a terminal order. Terminal orders are sent from the IOP to the device controller to transfer control information when any one of four conditions occur: count done, command chaining, IOP halt, and interrupt-on-channel-end.

3-16 Multiplexing IOP

The principal elements contained in the MIOP include a data register, address registers, fast access memory, adder, input and output registers, timing delay lines, and a function register (see figure 3-10). Timing and some control functions are not shown. The CPU communicates with the MIOP on three IOP address lines, three function code lines, and two condition code lines. The IOP address code designates one of eight possible MIOP's, the function code designates the operation to be performed (SIO, HIO, TIO, TDV, or AIO), and the condition code informs the CPU whether the IOP address or interrupt has been recognized. All other communication between the CPU and the MIOP is through locations X'20' and X'21' in core memory. For example, during an SIO instruction the CPU supplies

the IOP with the address of the first command doubleword, the address of the device controller, and the device number through locations X'20' and X'21'. These locations are also used to transmit response information and device status to the CPU.

The fast access memory in the MIOP contains 32 sub-channels, one for each possible device controller. Stored in each subchannel is the device controller number to which the subchannel is assigned. Each subchannel has an 80-bit capacity contained in six registers. Multiplexing occurs on a subchannel level and therefore on a device controller level. Devices connected to the same device controller are not multiplexed. A new start instruction is required to access two devices consecutively on the same device controller.




Figure 3-10. Multiplexing IOP, Simplified Block Diagram

The CPU starts an input-output operation by executing an SIO instruction. In a typical operation during an SIO, the address of the first command doubleword in core memory, the device controller address, and the device number are sent to locations X'20' and X'21' where they are accessed by the addressed MIOP. At the same time, the MIOP is addressed by the CPU and the function code is sent to the device controller. The condition codes respond to the CPU and indicate whether the device controller address is recognized, busy, or not recognized. If recognized, the device controller responds with device status on the function response lines. The status is stored in either location X'20' or X'21' or both so that it is available to the CPU. If ready, the device controller directs a service call to the MIOP and if no higher priority service call is pending, an order out service cycle is entered.

During an order out, the MIOP accesses the first command doubleword which is loaded into the M-register. The order is sent to the device controller while the remaining portion, containing the byte address, byte count, and flags, is loaded into the assigned subchannel in fast access memory. The order out is followed by either a data out or data in service cycle as specified by the order. From one to four bytes are transferred during each succeeding service cycle depending on the capabilities of the device and the conditions specified by the command. The byte count and byte address are decremented by the adder for each byte transferred. A service call is generated for each service cycle (after a maximum of four bytes are transferred). This allows a higher priority device controller to interrupt for service. Logically, the device controller is disconnected at the end of each service cycle and is reconnected after the MIOP acknowledges the new service call.

When the byte count has reached zero, the operation is terminated by an order in service cycle and a terminal order if neither command chaining nor data chaining flags specify chaining. If chaining is specified, the MIOP accesses the next command doubleword in sequence and continues the operation. When all data has been transferred, the I/O operation is ended with the order in and terminal order.

3-17 Selector IOP

The principal elements contained in the SIOP include a data register, memory address register (S), data buffer, register for counters and flags, input-output register, function register, and timing delay lines (see figure 3-11). The timing delay lines and some control functions are not shown. Since the SIOP is designed for high speed input-output devices such as RAD files and high speed tape stations, it only services one channel at a time and continues the data transfer without connecting and disconnecting the device controller as in multiplexing operations. The equivalent of one fast access memory subchannel is provided to store the byte count, byte address, and flags. The data buffer allows for memory port interference, provides delays in the IOP data path, assembles and disassembles data, decrements the

byte count and byte address counter, and receives function response and status from the device controller.

CPU interface and core memory interface to the SIOP are the same as those for the MIOP. The SIOP is similarly addressed by the CPU, and communication between the CPU, core memory locations X'20' and X'21', and the SIOP are also similar. The SIOP may be equipped with an optional bus-sharing feature which allows the SIOP to time-share a core memory bus with another SIOP equipped with a similar bus-sharing feature.

Interface between the device controller and the SIOP may consist of 8, 16, or 32 bit data paths to transfer bytes, halfwords, or words, respectively. The SIOP responds to device controller service calls and performs order out, data out, data in, and order in functions. Once started, a data exchange continues until the entire record is transmitted, as indicated by a zero byte count or until the exchange is terminated by the device controller.

During the order out operation, the IOP accesses the command doubleword from core memory, sends the order to the device controller, stores the byte address, byte count and flags, and then terminates the order out. During the data out operation, the SIOP accesses core memory as determined by the byte address and loads the data into the data buffer. In response to device controller request strobes, the SIOP accesses the data buffer, aligns the data as required by the state of the byte address and byte count registers, generates odd parity for a one byte data path, and transmits the data to the device controller. When the byte count is reduced to zero, data chaining is performed if specified by the data chaining flag; otherwise the order out is terminated.

During a data in operation the SIOP responds to device controller requests and loads the data buffer. One byte odd parity checks are made if specified. The data buffer aligns the data according to the state of the byte count and byte address registers, accesses the core memory location designated by the current byte address, and controls partial or full write operations to core memory. The byte address is incremented if it is a forward operation and decremented if a backward operation. The byte count is decremented each time core memory is accessed. When the byte count is reduced to zero, the SIOP performs data chaining if specified by the data chaining flag; otherwise the order is terminated.

During order in, the SIOP accepts the operational status byte from the device controller in which any of the following conditions are reported: transmission error, incorrect length, chaining modifier, channel end, or unusual end. The SIOP responds to the conditions reported and then terminates the operation. The service sequence is terminated with a terminal order sent to the device controller. The terminal order may report any of the following: interrupt, count done, command chain, or IOP halt.




Figure 3-11. Selector IOP, Simplified Block Diagram

3-18 Integral IOP

The integral IOP is a multiplexing IOP which uses most of the CPU registers to perform I/O operations. A CPU equipped with an optional integral IOP contains additional registers IODA, IOFR, and IOFM, and a 32-channel fast access memory. The registers and their functions are shown on the CPU arithmetic, control, and address functions block diagram, figure 3-3. The fast access memory is not shown. The integral IOP responds to service calls from the device controllers and performs order out, data out, data in and order in operations in a manner similar to the MIOP. Timing is accomplished by the CPU clocks which control four input-output phase flip-flops and sixteen switch phase flip-flops. Data chaining and command chaining may also be performed.

3-19 Chaining

Chaining permits an IOP to execute two or more commands from memory for a single start instruction executed by the CPU. Command chaining is specified by setting the command chain flag in the command doubleword. Instead of terminating service when a command has been executed, the next command doubleword in sequence is read by the IOP. If the command chaining flag is also set in the new command doubleword, another command doubleword is read after the present one has been executed. Finally, when a command doubleword is accessed in which the command chaining flag is not set, the operation is terminated at the end of the current command doubleword.

Data chaining is specified by a data chaining flag in the command doubleword. Data chaining permits scatter reading and gather writing. Scatter reading is placing


information from one physical record in a device into one or more noncontiguous memory locations. Gather writing takes information from one or more noncontiguous memory locations and writes it into one physical record in a device. When a data chain flag is detected, the IOP needs a command doubleword from the next successive memory location as in command chaining, but the order bits in the doubleword are not transmitted to the device controller. Thus, the operation called for in the previous order is continued without starting a new record. Data chaining stops when a zero is detected in the data chaining flag bit of the current command doubleword.

3-20 IOP Priority

IOP priority for external IOP's is established in relation to the CPU and in relation to core memory (see figure 3-12). In relation to the CPU, IOP's are connected in trunktail fashion. The IOP closest to the CPU has the highest priority, the one farthest from the CPU has the lowest. All of the IOP's share a single interrupt request line to the CPU. In relation to core memory, priority is determined by the memory port to which the IOP is connected. Port A has a higher priority than port B, and of the four port expander outputs, port 1 has the highest and port 4 the lowest priority.

3-21 DETAILED PRINCIPLES OF OPERATION

The detailed principles of operation describe the logical and nonlogical functions performed by each major equipment element. Detailed logical and circuit diagrams are used to develop the explanations of the logical functions. When a detail needs further clarification, a simplified diagram is included. Basic logic symbols used in the equipment documentation are defined in figure 3-13.



901060A. 314

Figure 3-12. Typical IOP Priority Arrangement









LOGIC FUNCTION	SYMBOL	DESCRIPTION																		
AND		<table border="1" data-bbox="954 233 1203 373"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	INPUT		OUTPUT	A	B	F	L	L	L	L	H	L	H	L	L	H	H	H
INPUT		OUTPUT																		
A	B	F																		
L	L	L																		
L	H	L																		
H	L	L																		
H	H	H																		
OR		<table border="1" data-bbox="954 411 1203 552"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	INPUT		OUTPUT	A	B	F	L	L	L	L	H	H	H	L	H	H	H	H
INPUT		OUTPUT																		
A	B	F																		
L	L	L																		
L	H	H																		
H	L	H																		
H	H	H																		
STATE INDICATOR		<p>INPUT CONDITION: A SMALL CIRCLE AT AN INPUT TO ANY ELEMENT (LOGICAL OR NONLOGICAL) INDICATES THAT THE RELATIVELY LOW (L) SIGNAL ACTIVATES THE FUNCTION. CONVERSELY, THE ABSENCE OF A SMALL CIRCLE INDICATES THAT THE RELATIVELY HIGH (H) SIGNAL ACTIVATES THE FUNCTION.</p> <p>OUTPUT CONDITION: A SMALL CIRCLE AT THE SYMBOL OUTPUT INDICATES THAT THE OUTPUT TERMINAL IS RELATIVELY LOW WHEN THE FUNCTION IS ACTIVATED.</p>																		
NAND		<table border="1" data-bbox="954 760 1203 900"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>OUTPUT LOW IF BOTH INPUTS HIGH</p>	INPUT		OUTPUT	A	B	F	L	L	H	L	H	H	H	L	H	H	H	L
INPUT		OUTPUT																		
A	B	F																		
L	L	H																		
L	H	H																		
H	L	H																		
H	H	L																		
NOR		<table border="1" data-bbox="954 955 1203 1096"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>OUTPUT LOW IF ONE OR MORE INPUTS ARE HIGH</p>	INPUT		OUTPUT	A	B	F	L	L	H	L	H	L	H	L	L	H	H	L
INPUT		OUTPUT																		
A	B	F																		
L	L	H																		
L	H	L																		
H	L	L																		
H	H	L																		
EXCLUSIVE OR		<table border="1" data-bbox="954 1213 1203 1354"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>A</th> <th>B</th> <th>F</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	INPUT		OUTPUT	A	B	F	L	L	L	L	H	H	H	L	H	H	H	L
INPUT		OUTPUT																		
A	B	F																		
L	L	L																		
L	H	H																		
H	L	H																		
H	H	L																		
GATED FLIP-FLOP		<p>THE FLIP-FLOP ASSUMES THE 1 STATE WITH:</p> <ul style="list-style-type: none"> A. INPUT S HIGH AND INPUT C CLOCKED OR B. INPUT M HIGH <p>THE FLIP-FLOP ASSUMES THE 0 STATE WITH:</p> <ul style="list-style-type: none"> A. INPUT R HIGH AND INPUT C CLOCKED OR B. INPUT E HIGH <p>THE FLIP-FLOP ASSUMES THE 1 STATE IF BOTH INPUTS S AND R ARE HIGH AND INPUT C IS CLOCKED. THE FLIP-FLOP TOGGLES AT TRAILING EDGE OF CLOCK PULSE AND LEADING EDGE OF PULSE AT DIRECT INPUTS M AND E.</p>																		
REPEATER FLIP-FLOP		<p>THIS FLIP-FLOP ASSUMES THE 0 STATE WHEN THE S INPUT IS LOW AND THE C INPUT IS CLOCKED. THE FLIP-FLOP TOGGLES AT TRAILING EDGE OF THE CLOCK PULSE.</p>																		

Figure 3-13. Basic Logic Symbols Chart (Sheet 1 of 3)

LOGIC FUNCTION	SYMBOL	DESCRIPTION
BINARY REGISTER		<p>THE BINARY REGISTER SYMBOL REPRESENTS A GROUP OF FLIP-FLOPS USED AS A SINGLE REGISTER. THE LETTER N INDICATES THE NUMBER OF FLIP-FLOPS OR BITS IN THE REGISTER. IN SOME APPLICATIONS THE SYMBOL MAY BE SHOWN AS IN THE LOWER CONFIGURATION BUT IS USUALLY INDICATED AS IN THE UPPER DRAWING.</p>
SHIFT REGISTER		<p>THE SHIFT REGISTER SYMBOL REPRESENTS A BINARY REGISTER WITH PROVISIONS FOR DISPLACING OR SHIFTING THE CONTENTS OF THE REGISTER ONE STAGE AT A TIME TO THE RIGHT OR LEFT BY THE SHIFT INPUT. THE LETTER N INDICATES THE NUMBER OF FLIP-FLOPS OR BITS IN THE REGISTER. IN THE LOWER SYMBOL AT THE LEFT, THE NUMBER OF INPUTS AND OUTPUTS AGREE WITH THE NUMBER OF BITS (N). UNUSED INPUTS AND OUTPUTS ARE NOT SHOWN.</p>
SINGLE SHOT		<p>THE UNACTUATED STATE OF THE SINGLE SHOT IS EITHER ZERO OR ONE. WHEN ACTUATED, IT CHANGES TO THE OPPOSITE STATE AND REMAINS IN THAT STATE FOR THE DURATION OF THE ACTIVE TIME OF THE DEVICE. THE DURATION, AMPLITUDE, POLARITY AND SHAPE OF THE OUTPUT SIGNAL ARE DETERMINED BY THE CHARACTERISTICS OF THE SS AND NOT BY THE INPUT SIGNAL. A STYLIZED WAVEFORM MAY BE SHOWN INSIDE OR OUTSIDE OF THE SYMBOL TO INDICATE OUTPUT CHARACTERISTICS.</p>
TIME DELAY		<p>THE TIME DELAY DURATION IS SHOWN INSIDE OR OUTSIDE THE SYMBOL ADJACENT TO THE OUTPUT. TWO VERTICAL LINES IN THE SYMBOL INDICATE THE INPUT SIDE. IF THE DELAY DEVICE IS TAPPED, THE DELAY TIME RELATIVE TO THE INPUT IS SHOWN ADJACENT TO THE TAP OUTPUT.</p>
GENERAL LOGIC FUNCTION		<p>THE SYMBOL APPLIES TO FUNCTIONS NOT SPECIFIED ELSEWHERE. IT IS ADEQUATELY LABELED TO IDENTIFY THE FUNCTION PERFORMED</p>
EXTENDED INPUTS		<p>WHERE A CIRCUIT IS USED TO ADD INPUTS TO ANOTHER AND OR ANOTHER OR CIRCUIT, AND THE CONNECTION FROM THE SECOND CIRCUIT TO THE FIRST IS MADE AT OTHER THAN A NORMAL INPUT OR OUTPUT OF THE FIRST CIRCUIT, THE CONNECTION IS INDICATED AS SHOWN IN THE SYMBOL. THE LETTER E INDICATES EXTENSION AND THE LETTER R, WHEN SHOWN ADJACENT TO THE SYMBOL, INDICATES THAT THE OUTPUT REGISTER IS ADJACENT TO, OR IN THE VICINITY OF, THE HARDWARE PHYSICAL LOCATION AS DESCRIBED BY THE INTERNAL LABEL OF THE SYMBOL. LETTER N INDICATES PIN NUMBER OF EXTENSION POINT.</p>

Figure 3-13. Basic Logic Symbols Chart (Sheet 2 of 3)

LOGIC FUNCTION	SYMBOL	DESCRIPTION
SCHMITT TRIGGER		<p>THE SCHMITT TRIGGER ACTUATES WHEN THE INPUT SIGNAL EXCEEDS A THRESHOLD VOLTAGE. THE UNACTUATED STATE OF ST IS EITHER ZERO OR ONE. WHEN ACTUATED, IT CHANGES TO THE OPPOSITE STATE AND REMAINS IN THAT STATE UNTIL THE INPUT SIGNAL NO LONGER EXCEEDS THE THRESHOLD VALUE. THE OUTPUT SIGNAL AMPLITUDE AND POLARITY ARE DETERMINED BY THE DEVICE CHARACTERISTICS AND NOT BY THE INPUT SIGNAL. A STYLIZED WAVEFORM MAY BE SHOWN INSIDE OR OUTSIDE THE SYMBOL TO INDICATE AMPLITUDE, POLARITY, THRESHOLD VOLTAGE AND DURATION.</p>
AMPLIFIER		<p>THE SYMBOL REPRESENTS A LINEAR OR NONLINEAR CURRENT OR VOLTAGE AMPLIFIER. THE AMPLIFIER MAY HAVE ONE OR MORE STAGES AND MAY OR MAY NOT PRODUCE GAIN OR INVERSION. LEVEL CHANGERS AND INVERTERS, CABLE DRIVERS AND RECEIVERS, EMITTER FOLLOWERS, RELAY DRIVERS, LAMP DRIVERS AND SENSE AMPLIFIERS ARE EXAMPLES OF DEVICES FOR WHICH THIS SYMBOL APPLIES. THE AMPLIFIER FUNCTION IS IDENTIFIED BY A LETTER DESIGNATION INSIDE THE SYMBOL. LETTER DESIGNATIONS FOR THE LOGIC SYMBOLS ARE LISTED AT THE END OF THIS CHART.</p>
<p>DOT AND</p> <p>DOT OR</p>		<p>WHERE FUNCTIONS HAVE THE CAPABILITY OF BEING COMBINED ACCORDING TO THE AND OR THE OR FUNCTION SIMPLY BY CONNECTING THE OUTPUTS THAT CAPABILITY IS SHOWN BY ENVELOPING THE BRANCHED CONNECTION WITH AN AND OR AN OR SYMBOL OF SMALLER SIZE</p>
SIGNAL PATHS		<p>SINGLE CHANNEL SIGNAL FLOW 2 CHANNEL 3 CHANNEL N = NUMBER OF CHANNELS } MULTIPLE CHANNEL</p> <p>MULTIPLE CHANNEL WITH TAKEOFF</p> <p>SIGNAL PATHS CROSSING WITH NO CONNECTION (NOT NECESSARILY PERPENDICULAR)</p>
SYMBOL DESIGNATIONS	<p>B C CD CR E EF FF LD LS M (N) R RD RG(N) S SA SR SS ST</p>	<p>BUFFER AMPLIFIER CLOCK CABLE DRIVER CABLE RECEIVER ERASE (DIRECT RESET INPUT) EMITTER FOLLOWER FLIP-FLOP LAMP DRIVER LEVEL SETTER MARK (DIRECT SET INPUT) NUMBER OF STAGES RESET RELAY DRIVER REGISTER, N STAGES SET SENSE AMPLIFIER SHIFT REGISTER SINGLE SHOT SCHMITT TRIGGER</p>

Figure 3-13. Basic Logic Symbols Chart (Sheet 3 of 3)

3-22 CENTRAL PROCESSING UNIT

The following is the detailed theory of the logic circuits contained in the central processing unit. The arithmetic and control circuits are discussed in terms of registers and control signals. The generation of clock pulses and the use of these clock pulses to establish variable time intervals, or phases, during instruction execution are also described. The operation of the real-time clock, the watchdog timer, and the power fail-safe option are discussed individually, and the interrupts or traps caused by outputs from these circuits are described under interrupt and trap operation. The logic theory of the processor control panel is included.

3-23 Arithmetic and Control Circuits

The arithmetic and control circuits in the CPU consist of registers, an adder, control flip-flops, and 32 multifunction lines called the sum bus. The registers are designated A, B, C, CC, D, DIO, MC, O, P, R, RP, IODA, and IOFR. The last two registers are part of the integral IOP, and are described in that section of the manual. A block diagram of the arithmetic and control circuits is shown in figure 3-14.

C-REGISTER (C0-C31). The C-register serves as an instruction register and is used in arithmetic calculations with the A- and D-registers. All core memory information enters the CPU by means of the C-register, and this register is one of two entrance paths for private memory information. During some calculation processes, the C-register receives sum bus outputs for shifting operands and is also used as a temporary storage register for numerical values to be later transferred to the D-register. Data may be transferred to other registers or stored in private memory from the C-register by means of the sum bus. A diagram of C-register inputs and their respective enabling signals is shown in figure 3-15.

The C-register is unique among the CPU registers in that its storage circuits are made up of buffered latches instead of flip-flops. In the logic equations, these buffered latches are referred to as buffer flip-flops, identified by the symbol FB.

The operation of a buffered latch is shown in figure 3-16, using bit 1 of the C-register as an example. When the C-register is to be loaded from private memory, core memory, or the sum bus, one of the three lower inputs to the OR gate goes true, and buffer output C1 is driven true. The C1 output is fed back to the input of an AND gate containing holding term HOLDC. As long as HOLDC is true, C1 will contain a logical one, even after the qualifying signal has dropped. A zero is placed in C1 when either early data release signal EDR from memory, DCCL/1, or DCCL/2 goes true, causing HOLDC to drop. Signals DCCL/1 and DCCL/2 are timing outputs from the CPU delay lines.

When an instruction is in the C-register, outputs are taken to control flip-flops for indexing and indirect addressing,

to the R-register for private memory addressing, and to the O-register for opcode decoding.

A-REGISTER (A0-A31). The A-register is one of two inputs to the adder and is one of two entrance paths to the CPU from private memory. This register is used for arithmetic calculations, alignment, shifting, checking arithmetic results, masking certain bits during comparison operations, and as an intermediate register for transfer of information through the adder to other registers and to core and private memory.

The arithmetic function of the A-register is used for indexing, incrementing and decrementing count figures, modifying numerical values, and for addition, subtraction, multiplication, and division. The alignment function (left and right shifting from the A-register or the sum bus) is used for aligning such information as bytes, halfwords, count values, I/O addresses, and I/O status. When comparison operations are taking place, the A-register contains one of the numbers to be compared in the adder.

When arithmetic results are to be checked, the information is gated into the adder from the A-register, and the adder output on the sum bus is tested.

The inputs to the A-register and their enabling signals are shown in figure 3-17.

O-REGISTER (O1-O7). The O-register, or opcode register, receives the 7-bit operation code from the C-register. The O-register outputs are decoded to provide logic signals appropriate to the instruction being executed.

The inputs to the O-register and their enabling signals are shown in figure 3-18.

RP-REGISTER (RP24-RP27). The RP-register, or register block pointer, provides the address of one 16-register block out of 16 blocks in private memory. The private memory block selected by the register block pointer is referred to as the current register block. This register is part of the program status doubleword, occupying bits 56 through 59 of PSW2. The register block number is placed in the RP-register by way of the sum bus during a load register pointer, load program status doubleword, or exchange program status doubleword instruction. The RP-register outputs are used to set the four most significant bits of the private memory address lines, LR24 through LR27.

The inputs to the RP-register and their enabling signals are shown in figure 3-19.

R-REGISTER (R28-R31). The R-register holds the four-bit private memory address which specifies one of a block of 16 fast memory registers. The number is taken from the instruction word in the C-register, and the outputs of the R-register are used to set the four least significant bits of the private memory address lines, LR28 through LR31.






Figure 3-14. Arithmetic and Control Circuits




901172A.61

Figure 3-15. C-Register Inputs and Enabling Signals



901172A.62

Figure 3-16. C-Register Bit 1 Logic Diagram



901172A.63/1

Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 1 of 2)




Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 2 of 2)




Figure 3-18. O-Register Inputs and Enabling Signals




Figure 3-19. RP-Register and R-Register Inputs and Enabling Signals

The inputs to the R-register and their enabling signals are shown in figure 3-19.

D-REGISTER (D0-D31). The D-register is one of two inputs to the adder. This register is used for arithmetic calculations and logic operations, sign extension, alignment, comparison, storing in core and private memory, and holding flags and status information for I/O operation.

The arithmetic functions of the D-register are used for indexing, incrementing and decrementing count figures, modifying, and for addition, subtraction, multiplication, and division.

The shift logic into the D-register from its own outputs and from the sum bus is used for alignment of bytes and half-words before arithmetic operations and of addresses for I/O operation.

A portion of the D-register output is used to develop a private memory index register address from the index field of an instruction received from the C-register.

The inputs to the D-register and their enabling signals are shown in figure 3-20.

B-REGISTER (B0-B31). The B-register is used for temporary storage of the program address while the P-register is being used for other functions. An address in the B-register may be loaded into private memory by means of the sum bus.

During arithmetic calculations, the B-register is used to hold the multiplier, the partial product, the numerator, or the quotient. This register is also used for shifting these values when required. During direct input and output, the B-register holds the DIO effective address. During floating point operation, the B-register is used to transfer information from the floating point unit to private memory. The B-register also holds status information during I/O operation.

The B-register inputs and their enabling signals are shown in figure 3-21.

P-REGISTER (P15-P33). The P-register is primarily an address register and is used to develop core memory, private memory, and memory protection write lock addresses. The register may be incremented or decremented to obtain the next instruction in sequence, to return to an instruction after an interrupt, or to obtain the upper or lower address of a doubleword. Processor control panel addresses are transferred directly to the P-register from the PCP switches, and PCP address indicators are connected to the P-register outputs. Bits 15 through 31 of the P-register are used for addressing, and bits 32 and 33 are used for control during byte and halfword operation and for some I/O control functions.

The P-register inputs and their enabling signals are shown in figure 3-22.

The R-register contents may be increased or decreased by one to obtain the most or least significant half of a doubleword.




Figure 3-20. D-Register Inputs and Enabling Signals




Figure 3-21. B-Register Inputs and Enabling Signals




Figure 3-22. P-Register Inputs and Enabling Signals

DIO-REGISTER (DIO0/1-DIO47/1). The DIO-register holds direct input or output data and addresses during read direct and write direct instruction execution. Flip-flops DIO0/1 through DIO31/1 contain the data, and are loaded from the direct input/output lines during read direct operation and from the sum bus during write direct operation. Flip-flops DIO32/1 through DIO47/1 contain the address and are loaded from the B-register. The data outputs of the DIO-register are gated onto the sum bus during read direct operation and onto the direct input/output lines during write direct operation.

The inputs to the DIO-register and their enabling signals are shown in figure 3-23.

MC-REGISTER (MC0-MC7). The MC-register, or macro-counter, is used to keep track of the number of words for multiple-word instructions, the number of shifts for shift instructions, and the number of iterations for multiplication and division instructions. The counter is decremented by one each time the count is to be changed.

The macro-counter is loaded from the P-register during shift instructions, from the condition code register during stack and multiple instructions, and from the sum bus during the

move to memory control instruction. The outputs of the counter are transferred to the A-register or are applied directly in control equations.

The inputs to the macro-counter and their enabling signals are shown in figure 3-24.

CONDITION CODE FLIP-FLOPS (CC1-CC4). The condition code flip-flops are part of the program status doubleword, occupying bit positions 0 through 3 of PSW1. These flip-flops are used as a 4-bit register in some operations. In other operations the flip-flops store bits representing the results of certain calculations. Only the register function will be discussed in this section.

During read and write direct internal mode operation, the condition code flip-flops are used to store the states of the four processor control panel sense switches, KSS1 through KSS4. When a trap occurs during program status doubleword operation, the CC flip-flops store the contents of the trap accumulator register, TRACCI through TRACC4. During interpret and program status doubleword operation, bits 0 through 3 of the sum bus are loaded into the condition code flip-flops, and during the load conditions and floating control instruction, S24 through S27 are loaded into CC1 through CC4.




Figure 3-23. DIO-Register Inputs and Enabling Signals




Figure 3-24. Macro-Counter Inputs and Enabling Signals

The inputs to the condition code flip-flops when used as a register are shown with their enabling signals in figure 3-25.

ADDER. The adder performs the basic arithmetic and logic operations of the computer. All adder inputs are taken from the A- and D-registers, and the sum bus, S0 through S31, is the common output for all of the results obtained in the adder.

The operations performed in the adder are listed in table 3-1. The gating terms at the top of the table are used to develop the generate and propagate signals used for parallel addition and subtraction. The enabling signals are the results of instruction decoding and are used to form the gating terms.

In parallel addition, all the bits of both arguments enter the adder at once, and all the bits of the sum or difference are formed at once. Typical addition logic is shown in figure 3-26, using bits 27 through 31 as an example. The generate terms, G_n , the propagate terms, PR_n , and the sum bits, S_n , are formed as follows:

$$G_n = A_n D_n$$

$$PR_n = A_n \oplus D_n$$

$$S_n = K_n \oplus PR_n$$

The outputs to the sum bus are gated by enabling term SXADD. The carry terms, K_n , are generated as shown in the figure.

The arrowheads pointing to each K term block represent an OR gate whose output is the appropriate carry term. Each continuous line, touching the K and PR term blocks, represents an AND gate containing the terms touched by the line and with its output at the arrowhead. From each group of four adder stages a higher order carry, represented in the figure by K27, is developed, and this term is used as the carry into the next group of four stages. The truth table for the A plus D operation is shown in table 3-2.

In the A minus D operation, the generate and propagate terms are developed as follows:

$$G_n = A ND$$

$$PR_n = A D + NA ND$$




Figure 3-25. Condition Code Flip-Flop Register Inputs and Enabling Signals




Figure 3-26. A Plus D Adder Logic

Table 3-1. Adder Operations

OPERATION	ENABLING SIGNAL	GATING TERM							
		PRXAD AD	PRXAND A ND	PRXNAD NA D	PRXNAND NA ND	GXAD AD	GXAND A ND	GXNAD NA D	K31
A+D	S/SXAPD		X	X		X			
A+D+1	*		X	X		X			X
A-D	S/SXAMD	X			X		X		X
A-D-1	†	X			X		X		
D-A	S/SXDMA	X			X			X	X
D-A-1	S/SXDMAMI	X			X			X	
A n D	S/PRXAD	X							
NA n D	S/PRXNAD			X					
A n ND	S/PRXAND		X						
A n D	S/SXAORD	X	X	X					
A ⊕ D	S/SXAEORD		X	X					
A	S/SXA	X	X						
D	S/SXD	X		X					
NA	S/SXNA			X	X				

(Continued)

Table 3-1. Adder Operations (Cont.)

OPERATION	ENABLING SIGNAL	GATING TERMS							
		PRXAD AD	PRXAND A ND	PRXNAD NA D	PRXNAND NA ND	GXAD AD	GXAND A ND	GXNAD NA D	K31
ND	S/SXND		X		X				
-A	S/SXMA			X	X				X
-D	S/SXMD		X		X				X
A+I	S/SXAPI	X	X						X
D+I	S/SXDPI	X		X					X
A-I	S/SXAMI			X	X	X	X		
D-I	S/SXDMI		X		X	X		X	

*Uses S/SXAPD with K31 set
 †Uses S/SXAMD with S/K31 inhibited by raising N(S/K31)

Table 3-2. A Plus D Truth Table

A _n	D _n	G _n	PR _n	K _n	S _n
No Carry					
0	0	0	0	0	0
0	1	0	1	0	1
1	0	0	1	0	1
1	1	1	0	0	0
Carry					
0	0	0	0	1	1
0	1	0	1	1	0
1	0	0	1	1	0
1	1	1	0	1	1

The carry and sum bits are generated in the same manner as in the A plus D operation. The truth table for A minus D is shown in table 3-16.

Table 3-3. A Minus D Truth Table

A _n	D _n	G _n	PR _n	K _n	S _n
No Carry					
0	0	0	1	0	1
0	1	0	0	0	0
1	0	1	0	0	0
1	1	0	1	0	1
Carry					
0	0	0	1	1	0
0	1	0	0	1	1
1	0	1	0	1	1
1	1	0	1	1	0

In the D minus A operation, the generate and propagate terms are developed as follows:

$$G_n = NA D$$

$$PR_n = A D + NA ND$$

The carry and sum bits are generated in the same manner as in the A plus D operation, with flip-flop K31 initially set. The truth table for the D minus A operation is shown in table 3-17.

Table 3-4. D Minus A Truth Table

A _n	D _n	G _n	PR _n	K _n	S _n
No Carry					
0	0	0	1	0	1
0	1	1	0	0	0
1	0	0	0	0	0
1	1	0	1	0	1
Carry					
0	0	0	1	1	0
0	1	1	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0

The logic for the D minus A minus 1 operation is the same as for D minus A except that flip-flop K31 is not set.

In the AND, OR, and exclusive OR logic operations, no generates or carries are formed, and the logic is developed in the PR term. This PR term becomes the result, since the sum is the exclusive OR of the PR term and a nonexistent carry. The following equation for the A AND D operation is typical of the logic operation in the adder:

$$PR_n = A_n D_n PRXAD$$

where PRXAD is the gating term for A AND D

The adder is used to gate the outputs of the A- or D-register, or the one's complement of these outputs, onto the sum bus. The enabling signals are S/SXA, S/SXD, S/SXNA, and S/SXND. In these cases, no generates or carries are formed, and the logic is developed in the PR term as in the logic operations. The following equation for $A \rightarrow S$, enabled by signal S/SXA, is typical of this operation:

$$PR_n = A_n D_n PRXAD + A_n ND_n PRXAND$$

where PRXAD and PRXAND are the gating terms for $A \rightarrow S$

The two's complement of the A- or D-register output is placed on the sum bus by enabling signal S/SXMA or S/SXMD. The gating signals used for S/SXNA and S/SXND are used in these cases, and flip-flop K31 is set. This is equivalent to adding one to the one's complement of the number in the register. Carries are generated in the same manner as in the A plus D operation. The same propagates are generated as in S/SXNA and S/SXND.

The A plus 1 and D plus 1 operations, enabled by S/SXAPI and S/SXDPI, are performed by using the same gating terms as S/SXA and S/SXD and setting K31. This is equivalent to adding one to the number in the register. Carries are generated in the same manner as in the A plus D operation. The same propagates are generated as in S/SXA and S/SXD.

The A minus 1 and D minus 1 operations are performed by using the same gating terms as S/SXNA and S/SXND and developing generate terms. In the A minus 1 operation, the generate and propagate terms are as follows:

$$G_n = A_n D_n + A_n ND_n$$

$$PR_n = NA_n D_n + NA_n ND_n$$

Since the D-register is not used in this operation, the terms containing D_n are insignificant; therefore, a generate term is developed when the A-register bit is true, and a PR term is developed when the A-register bit is false.

Carries are generated as in the A plus D operation. The truth table for A minus 1 is shown in table 3-18.

Table 3-5. A Minus 1 Truth Table

A _n	G _n	PR _n	K _n	S _n
No Carry				
0	0	1	0	1
1	1	0	0	0
Carry				
0	0	1	1	0
1	1	0	1	1

In the D minus 1 operation, the generate and propagate terms are as follows:

$$G_n = A_n D_n + NA_n D_n$$

$$PR_n = A_n ND_n + NA_n ND_n$$

Since the A-register is not used in this operation, the terms containing A_n are insignificant; therefore, a generate term is developed when the D-register bit is true, and a PR term is developed when the D-register is false. Carries are generated as in the A plus D operation. The truth table for D minus 1 is shown in table 3-6.

SUM BUS. The sum bus is made up of 32 lines, S0 through S31. These lines receive inputs from several sources and have several destinations. The use of the sum bus in the arithmetic and control circuits is shown in the block diagram in figure 3-14.

All the adder outputs are carried by the sum bus. Other sources that feed the sum bus are the B-register, the P-register, the C-register, and the I/O data lines. Certain individual bits of the sum bus are set by single setting terms. All of the sum bus inputs and their enabling signals are shown in figure 3-27.

CONTROL SIGNALS. Control signals used in the CPU fall into three categories: timing signals, enabling or gating terms, and control flip-flop outputs.

Timing signals are generated by oscillators of various frequencies and from three CPU delay lines. The timing signals are discussed in the section on CPU timing.

Enabling signals are generated from instruction decoding and phase flip-flop outputs and are used to control the basic adder operation. The enabling signals are described in the adder discussion. Gating terms are derived from enabling signals, instruction decoding, and phase logic, and are used to transfer groups of information bits in parallel from one register or set of lines to another. The primary gating terms in the CPU are shown in the diagrams of the registers, the adder, and the sum bus.

Table 3-6. D Minus 1 Truth Table

D_n	G_n	PR_n	K_n	S_n
No Carry				
0	0	1	0	1
1	1	0	0	0
Carry				
0	0	1	1	0
1	1	0	1	1

Control flip-flops are used extensively in the CPU control circuits. Phase flip-flops and interrupt and trap flip-flops are discussed elsewhere in the detailed theory. Other important control flip-flops are described below. The detailed logic of the control functions of these flip-flops is described in the sequence charts for the instructions in which they are used.

Flip-Flop AM. Flip-flop AM is the arithmetic mask flip-flop in the program status doubleword. The fixed point arithmetic overflow trap is in effect when this flip-flop is set (bit 11 of the current PSW1 is a one). The trap is not in effect when the flip-flop is reset (bit 11 of the current PSW1 is a zero). Flip-flop AM is set by bit 11 of PSW1 during a load or exchange program status doubleword instruction (XPSD) or by inserting a one into bit 11 of PSW1 from the PCP with the equation:

$$S/AM = S11 PSW1XS$$

$$R/AM = PSW1XS$$

$$PSW1XS = FAPSD PH4 + PCP5 KPSW1/B$$

Flip-Flops BC0, BC1. Flip-flops BC0 and BC1 are the byte counter. The four states of the counter, 00, 01, 10, and 11, are used in the alignment of bytes or halfwords in the A-register or D-register before loading or storing takes place. The counter states represent byte numbers as follows:

	BC0	BC1	
Byte 0	1	1	(I/O, 0-0)
Byte 1	1	0	(I/O, 0-1)
Byte 2	0	1	(I/O, 1-0)
Byte 3	0	0	(I/O, 1-1)
Halfword 0	1	0	
Halfword 1	0	0	

During input/output operation, the counter is set in the reverse order from the CPU setting.

The byte counter contents are decreased by increments of one to control shifting of the appropriate register right or left eight bits at a time until the addressed byte or halfword is aligned in the right or left end of the register.

The byte counter is set during halfword addressing instructions according to the state of flip-flop P32, which contains the halfword number after index alignment has taken place. The counter is set during byte addressing instructions according to the states of P32 and P33, which contain the byte number in binary form after index alignment. In I/O operation, P32 and P33 also reflect the byte count, but receive the count from the byte count field in a private memory register rather than from the effective address.

The counter is set in IOPH2 during I/O instruction and during PH2 during modify and test instructions. The byte

count is decreased by one with control signals BCDC1 and BCDC0. The equations for the byte counter are as follows:

$$\begin{aligned}
 S/BC0 &= PRE3 NP32 O1 NPRE/34 \\
 &+ FAMT PH2 NRZ O1 NP32 \\
 &+ IOPH2 SW13 P32 NPRE/34 \\
 &+ NBC0 NBC1 BCDC1
 \end{aligned}$$

$$R/BC0 = N(NBCX NCLEAR NBCDC0)$$

$$NBCDC0 = N(BCDC1 NBC1 BC0)$$

$$\begin{aligned}
 BCDC1 &= FUMMC PH6 \\
 &+ IOPH2 SW15 \\
 &+ NBCZ PRE4 \\
 &+ IOPH2 SW14
 \end{aligned}$$

$$\begin{aligned}
 S/BC1 &= PRE3 OU7 NPRE/34 NP33 \\
 &+ FAMT PH2 NRZ OU7 NP33 \\
 &+ IOPH2 SW13 P33 NPRE/34 \\
 &+ NBC1 BCDC1
 \end{aligned}$$

$$R/BC1 = N(NBCX NCLEAR NBCDC1)$$

Flip-Flops CC1 through CC4. Flip-flops CC1 through CC4 are condition code flip-flops which occupy bits 0 through 3 of the program status doubleword. They are set during load or exchange program status doubleword instructions or during load conditions and floating control instructions, or from the PCP. During certain other instructions they are set to indicate the nature of the results of the instruction. Loading the condition code flip-flops in parallel as a register is described in the paragraphs on registers.




Figure 3-27. Sum Bus Inputs and Enabling Signals

Flip-Flop DM. Flip-flop DM is the decimal mask flip-flop, which occupies bit position 10 in the program status doubleword. The flip-flop is set by bit 10 of the sum bus during a program status doubleword instruction or from the PCP as follows:

$$S/DM = PSW1XS S10$$

$$R/DM = PSW1XS$$

The decimal mask bit does not affect the operation of the Sigma 5 computer. The bit position is used only to preserve the status of the Sigma 7 decimal arithmetic fault trap mask when a Sigma 7 program is being executed.

Flag Flip-Flops FL1 Through FL3. These flip-flops are used to store conditions during multiply, floating shift, divide, and modify and test instructions.

Flip-flop FL1 stores the sign in floating shift and divide instructions and serves with FL2 as part of a 2-bit extension of the A-register during multiply instructions in case of I/O intervention. The equations for FL1 are as follows:

$$S/FL1 = RRO PRE3 + S30 MIT$$

$$R/FL1 = MIT + CLEAR$$

Flip-flop FL2 serves, with FL1, as part of a 2-bit extension of the A-register during multiply instructions in case of I/O intervention. This flip-flop also stores the sign of the shift count in a shift instruction. If FL2 is set, a right shift is indicated. The equations for FL2 are as follows:

$$S/FL2 = P25 PRE3 + S31 MIT$$

$$R/FL2 = MIT + CLEAR$$

Flag flip-flop FL3 has four functions and is set and reset according to the following equations:

$$S/FL3 = P31 PRE3 + FUSF/1 S0815Z S1631Z \\ B0031Z + K00 K00HOLD + CC1XK23$$

$$R/FL3 = N[(FUSF PH8) + (FUS PH5)]$$

The four functions are:

a. Stores the state of P31, which contains the shift count in a shift instruction. If FL3 is set, indicating an odd shift count, a fixed point shift instruction starts out with a 1-bit right shift, then shifts right by twos.

b. Indicates that the mantissa equals zero in a floating shift instruction (FUSF/1). Setting FL3 in this instruction causes CC1 to be set (fraction normalized) and CC2 to be reset (no characteristic underflow). Flip-flop FL3 also generates FSHEX in a floating shift instruction so that the instruction will exit from the shift operation when the mantissa equals zero.

c. During doubleword arithmetic instructions and load absolute instructions, stores a carry bit until the next phase of the instruction. Flip-flop K00 contains the carry, and K00HOLD is driven true by FADW/1 PH1 or FALOAD/A PH2.

d. Indicates a byte instruction in the family of modify and test instructions. The equation for CC1XK23, the setting term in this case, is as follows:

$$CC1XK23 = FAMT PH2 NINTRAP OU7$$

where OU7 defines byte addressing in modify and test instructions.

Floating Mode Control Flip-Flops FS, FZ, and FNF. Flip-flops FS, FZ, and FNF are floating significance, floating zero, and floating normalize flip-flops and occupy bits 5 through 7, respectively, in the program status doubleword. The outputs of these flip-flops are transmitted to the floating point unit to be used for control purposes. The flip-flops are set and reset by program status doubleword or from the PCP (PSW1XS) and load conditions and floating control instructions (FCXS).

Flip-flop FS controls the floating point unit with respect to floating point significance checking. The flip-flop is set and reset as follows:

$$S/FS = S5 PSW1XS + S29 FCXS$$

$$R/FS = FCXS + PSW1XS$$

Flip-flop FZ controls the floating point unit with respect to the generation of zero results. The flip-flop is set and reset as follows:

$$S/FZ = S6 PSW1XS + S30 FCXS$$

$$R/FZ = FCXS + PSW1XS$$

Flip-flop FNF controls the floating point unit with respect to the normalization of the results of floating point additions and subtractions. The flip-flop is set and reset as follows:

$$S/FNF = S7 PSW1XS + S31 FCXS$$

$$R/FNF = FCXS + PSW1XS$$

Flip-Flop IA. Flip-flop IA is the indirect address flip-flop, used to control indirect addressing during instruction preparation phases. The flip-flop is set during phase PRE1 if bit position zero of the instruction word contains a one as follows:

$$S/IA = C0 PRE1$$

$$R/IA = \dots$$

If flip-flop IA is set during an immediate instruction, signal FAILL is generated from IA and FAIM (immediate family) to start a trap sequence for the nonexistent instruction category. In this case, the trap routine is entered because an immediate instruction may not be indirectly addressed.

The IA outputs are used to control memory access during the preparation phases to read the indirect address from core memory. Signal BRPRE2, which causes preparation phase PRE2 to repeat, is qualified by a one in IA. Signal IA also helps to control the timing of the adder during addition of the contents of the A- and D-registers for indexing if the instruction is indirectly addressed. During an analyze instruction, signal IA is used to set condition code flip-flop CC3 to indicate indirect addressing.

Interrupt Group Inhibit Flip-Flops CI, II, and EI. Flip-flops CI, II, and EI are interrupt inhibit flip-flops and occupy bit positions 37 through 39 in the program status doubleword. If any of these flip-flops contain a one, the associated interrupt is inhibited. Zeros in these flip-flops permit the associated interrupts to occur.

The flip-flops are set with the PCP switches or a load or exchange program status doubleword instruction (PSW2XS) or a write direct instruction (INHXWD). A write direct instruction sets the interrupt inhibits in the internal mode when bit positions 26, 27, and 29 through 31 contain ones. A one in bit 29 sets flip-flop CIF; a one in bit 30 sets flip-flop II, and a one in bit 31 sets flip-flop EI. A write direct internal mode instruction resets the interrupt inhibit flip-flops with a zero in bit 27, a one in bit 26, and ones in the desired interrupt bit positions (29 through 31).

Flip-flop CIF, bit position 37 in the program status doubleword, is the counter interrupt group inhibit flip-flop and allows or prevents the four counter-equals-zero groups of interrupts. The equations are as follows:

$$\begin{aligned} S/CIF &= S5 PSW2XS + INHXWD B27 B29 \\ INHXWD &= CCXRWD B26 + OLD \\ CCXRWD &= FARWD B1619Z PH1 \\ R/CIF &= INHXWD B29 + PSW2XS \end{aligned}$$

where FARWD is the read/write direct family and B1619Z indicates that bit positions 16 through 19 of the instruction word contain zeros (internal mode).

The false output of the CIF flip-flop is used to keep signal ENCINTR from enabling the counter-equals-zero interrupt levels as follows:

$$ENCINTR = NCIF NHRQBZC (R89 + R1011)$$

Flip-flop II, bit position 38 in the program status doubleword, is the input/output group inhibit flip-flop and allows or prevents the input/output and the control panel interrupts. The equations are as follows:

$$\begin{aligned} S/II &= S6 PSW2XS + INHXWD B27 B30 \\ R/II &= B30 INHXWD + PSW2XS \end{aligned}$$

The false output of flip-flop II is used to keep signal ENIO from enabling the input/output and control panel interrupts as follows:

$$ENIO = NII NHRQBZI (R1213 + R1415)$$

Flip-flop EI, bit position 29 of the program status doubleword, is the external interrupt group inhibit flip-flop and allows or prevents the 14 groups of external interrupts. The equations are as follows:

$$\begin{aligned} S/EI &= S7 PSW2XS + INHXWD B27 B31 \\ R/EI &= B31 INHXWD + PSW2XS \end{aligned}$$

The false output of flip-flop EI is used to keep signal DAT29 from enabling the external interrupt levels as follows:

$$DAT29 = NEI NEWDM + \dots$$

Flip-Flop IX. Index flip-flop IX is used to control indexing in the instruction preparation phases. The flip-flop is set in phase PRE1 if the index field of the instruction word is nonzero. The equations are as follows:

$$\begin{aligned} S/IX &= INDX PRE1 \\ INDX &= (C12 + C13 + C14) (C3 + C4 + C5) \\ R/IX &= PRE/12 + CLEAR \end{aligned}$$

The second AND gate on the INDX term is used to prevent indexing in instructions that may not be indexed.

The IX outputs are used to control the adder logic during the preparation phases when the contents of the A- and D-registers are being added.

Flip-Flop IXAL. Index alignment flip-flop IXAL is used to control register alignment according to byte, halfword, and doubleword addressing during indexing operation. The flip-flop is always set in PRE1 when the instruction is indexed unless word addressing is being used. The equations are as follows:

$$\begin{aligned} S/IXAL &= PRE1 INDX (FAHW + FABYTE + FADW) \\ &\quad NCLEAR \\ R/IXAL &= \dots \end{aligned}$$

The IXAL outputs are used to control the right or left shifting of the A-register in preparation phase PRE2 so that the index displacement value is correctly lined up with the word in the instruction register. (See the indexing discussion in the section on preparation phases.) Signal IXAL is also used to enable setting P32 in PRE2 during halfword operation.

Flip-Flop NMASTER. Master/slave mode control flip-flop NMASTER occupies bit position 8 in the program status

doubleword. The computer is in the master mode when this bit contains a zero and in the slave mode when the bit contains a one.

The flip-flop is set either from the PCP or with a load or exchange program status doubleword instruction as follows:

S/NMASTER = S8 PSW1XS

R/NMASTER = PSW1XS

The outputs of the NMASTER flip-flop are used with signal FAPRIV (family of privileged instructions) to set trap flip-flop TRAP and trap accumulator flip-flop TRACC3. Setting TRAP causes the program to trap to location X'40' because of a nonallowed operation. Signal TRACC3 causes condition code flip-flop CC3 to be set when an exchange program status doubleword instruction is executed as the result of the nonallowed operation trap.

Switch Flip-Flops SW0 Through SW15. Switch flip-flops SW0 through SW15 are used to define certain states in the CPU and to define subphases during CPU instruction execution and integral IOP service. The functions of switches SW0 through SW7 are listed below:

a. SW0

1. Indicates that S is not equal to zero in floating point, load absolute, and some doubleword instructions.
2. Indicates that proceed signal PR was not received in I/O instruction execution.
3. Indicates zero byte count in the integral IOP service operation.

b. SW1

1. Indicates space count overflow or underflow in stack instructions.
2. Indicates order in or order out during integral IOP service operation.

c. SW2

1. Indicates nonzero value in the R-register during modify and test instructions.
2. Indicates space count equals zero in stack instructions.
3. Sustains PH4 until control strobe signal is received during I/O instruction execution.
4. Indicates order out or data out during integral IOP service operation.

d. SW3

1. Indicates word count overflow or underflow in stack instructions.
2. Stores the state of P23 for IOP address purposes in I/O instruction execution.
3. Stores terminal order condition during integral IOP service operation.

e. SW4

1. Indicates word count equals zero in stack instructions.
2. Indicates data chaining during integral IOP service operation.

f. SW5

1. Stores the trap-on-space inhibit bit in stack pointer doubleword during stack instructions.
2. Indicates indirect addressing in analyze instruction.
3. Stores the state of P21 for IOP address purposes in I/O instruction execution.
4. Indicates transfer in channel condition during integral IOP service operation.

g. SW6

1. Stores the trap-on-word inhibit bit in the stack pointer doubleword during stack instructions.
2. Stores the state of P22 for IOP address purposes in I/O instruction execution.
3. Controls interface end data signal ED during integral IOP service operation.

h. SW7

1. Distinguishes between modify stack pointer and other instructions in stack family.
2. Indicates positive sign in load absolute word or doubleword instructions.
3. Stores function strobe leading acknowledge signal FSL or available output priority signal AVO during I/O instruction execution.
4. Controls end service signal ES during integral IOP service operation.

Switch flip-flops SW8 through SW15 define subphases in instruction execution and integral IOP service operation. The flip-flops are set sequentially by step signal STEP815. They may also be set as specified in the individual instructions or I/O operations by branch signals such as BRSW8. The following is a typical equation for these flip-flops:

$$S/SW11 = NRESET BRSW11 + SW10 STEP815$$

Flip-Flops WK0, WK1. Write key flip-flops WK0 and WK1 occupy bit positions 34 and 35 in the program status doubleword. These flip-flops contain the 2-bit write key used with the 2-bit write locks stored in the memory protection registers for each page of memory addresses. In order to read from the addressed memory location, the write key in the program status doubleword must match the write lock stored for the page containing the addressed memory location. The write key flip-flops are set from the PCP or by a program status doubleword instruction as follows:

$$S/WK0 = S2 PSW2XS$$

$$R/WK0 = PSW2XS$$

$$S/WK1 = S3 PSW2XS$$

$$R/WK1 = PSW2XS$$

The write key outputs are compared with the memory protection register outputs LCK0 and LCK1, and if a mismatch is detected where both are non-zero, a trap sequence is entered. The detailed logic of the write keys and write locks is given in the paragraphs on memory protection.

PRIVATE MEMORY REGISTERS. The private memory registers are located on a set of FT25 fast access memory modules. The registers are installed in blocks of 16, numbered register 0 through F in hexadecimal notation, as shown in figure 3-28. Each register contains a 32-bit word.

A maximum of 16 private memory blocks may be installed in the computer. Each block is assigned a page number, 0 through 16, and is addressed by the RP-register with codes from 0000 to 1111. Page 0 is included in the standard computer; pages 1 through 15 are optional.


Each private memory block consists of four FT25 fast access memory modules. The distribution of the words among the four modules is shown in block diagram form in figure 3-29. Each module contains one byte of any given word.

One FT25 module contains 16 SDS 304 8-bit integrated circuit memory elements. A simplified diagram of a single memory element is shown in figure 3-30. Although not shown in the diagram, the control, address, and V_{CC} inputs are applied to all flip-flops in the element.

Each bit of the element is addressed individually by the address lines on pins 2, 3, and 4. The 3-bit address code selects one of the eight flip-flops. The control line, also, contains address information. When the control line is false, the states of all bits in the memory element remain unchanged, regardless of the state of the read-write clock. When the control line is true, bits of the element may change state if the read-write clock is true. When a control line is false, the data output lines from all flip-flops


under the control of that line are high. All the data output lines in one memory element are connected in parallel. The output lines from the two memory elements representing one bit on a module are also connected in parallel. Using this arrangement, it is possible to combine address and control lines to select the memory element and the flip-flop within the memory element that controls any one data output line.

The arrangement of bits in the memory elements on one FT25 fast access memory module is shown in figure 3-31. The module shown contains byte 0 of the standard private memory block, designated page 0. Each of the 16 memory elements contains eight corresponding bits in eight registers. The data, address, and write clock signals are interpreted as follows:




Input and output data signals for the four modules in a memory block are shown in figure 3-32. Address lines in the four modules are identical.

Individual bits in each memory element on the FT25 modules are selected by address lines LR28 through LR31. As indicated in figure 3-31, a memory element contains a corresponding bit for each of eight registers. Dividing the memory elements into two sets of eight, as shown in figure 3-31, the three least significant bits (LR29, LR30, and LR31) select one of eight registers in each set (see figure 3-33). Address line NLR28 gates information into the memory elements containing registers 0 through 7, and LR28 gates information into the elements containing registers 8 through F. Signal NIOFM, indicating that I/O fast memory is not being addressed, is connected to both control line gates. The gating signal is connected to the control line input of every memory element. The total effect of the LR28 through LR31 address lines is to select one of 16 registers for input or output of data. Gating signals RP24 through RP27, which designate the private memory page, are taken from the RP-register. Since each memory block is equivalent to one page, all four FT25 modules in one block receive the same code from the RP-register and are enabled at one time. The RP lines for the module in figure 3-31 contain NRP24 through NRP27, which select page 0000.




901060A, 3350

Figure 3-28. Private Memory Register Block



901060A, 3351

Figure 3-29. Word Distribution in Private Memory Block



901060A, 3352

Figure 3-30. SDS 304 Memory Element, Simplified Diagram





Figure 3-31. FT25 Module, Page 0, Byte 0, Simplified Diagram
901172A. 74



901060A. 3354

Figure 3-32. Private Memory Data Organization




Figure 3-33. Bit Addressing on FT25 Module

Address signals LR28 through LR31 are generated, in general, from either the R-register or the D-register. The R-register contains the number of the private memory register to be addressed and is used whenever no crossover occurs. The equation is as follows:

$$LR28-LR31 = R28-R31 (LRXR) + \dots$$

Crossover takes place when a core memory location with an address of less than 16_{10} is addressed. During crossover, LR28 through LR30 are taken from the P-register with the equation

$$LR28-LR31 = (P28-P31) CROSSEN + \dots$$

In cases of doubleword or multiple word operation, LR31 is generated from other sources either to select an odd-numbered register or to implement the function R_{U1}, as explained in the discussions on individual instructions. During the indexing operation, the private memory address is taken from bits 12 through 14 (the index field) of the D-register:

$$LR29-LR31 = D12-D14 LRXD + \dots$$

The equation for the register-write byte signal is as follows:

$$RWB0-RWB3 = RW + (MB0CRO-MB3CRO)$$

where RW is a register-write enabling signal and MB0CRO-MB3CRO are signals indicating crossover from core memory. The CK clock signal, gated with the write byte signals, is

the private memory clock which comes true later than the ac clock signal.

Data signals are gated from the sum bus into the private memory as follows:

$$RW0-RW31 = S0-S31 RWXS$$

Register Extension Chassis (REU). A register extension chassis may contain up to 16 FT25 fast access memory modules and adds from one to four blocks of additional private memory to the central processor. Since one block of private memory requires four FT25's, these modules in the register extension chassis must be added in multiples of four. Up to three register extension chassis may be added to the computer, making a maximum of 16 private memory blocks, including the four blocks in the CPU.


Additional modules in the REU provide cable drivers and receivers, terminators, chassis-selection switches and switch comparators, and logic circuits for selection and conversion of addresses and data signals. A simplified logic diagram is shown in figure 3-34.

Address, data, and control signals are transmitted from the CPU on cables and applied to cable receivers in the register extension unit. The data cables, being bidirectional, also have cable driver inputs from the REU. Clock signals are taken from the private memory clock circuit, CK/6, in the CPU. The nomenclature, functions, and decoding of the interface signals between the CPU and the REU are given in table 3-7.

Each register extension chassis is assigned an address from 01 through 11 by manually setting switches S3-1 and S2-2 on the LT26 switch comparator module in the desired configuration, with S2-2 as the least significant bit. The outputs of the switches are designated SW11 for S3-1 and SW12 for S2-2. A MATCH signal is generated in the selected REU by comparing the switch signals with the chassis-selection bits in the address as follows:

$$MATCH = N(SW11 NREU1 + NSW11 REU1 + SW12 NREU2 + NSW12 REU2)$$

This MATCH signal is applied to an AND gate containing another input, NREUZ, indicating that page 0 is not being addressed, and the AND gate output, REUSEL (register extension unit select) is connected to all of the FT25 modules in the selected register extension unit.




901172A. 76

Figure 3-34. Register Extension Chassis, Simplified Logic Diagram

Table 3-7. REU Interface Signals

Input Cable	Function	Cable Receiver Output	Address Decoding
/LR24/ /LR25/	Address Address	REU1 REU2	Three chassis (in addition to one 4-module set in CPU)
/LR26/ /LR27/	Address Address	PAG0 PAG1	Four 16-register blocks in a chassis
/LR28/	Address	WDA0 or WDB0	Two sets of 8 memory elements on an FT25
/LR29/ /LR30/ /LR31/	Address Address Address	WDA1 or WDB1 WDA2 or WDB2 WDA3 or WDB3	Eight flip-flops in a memory element
/RRW0- RRW31/	Data	Cable receiver output: WR0-WR31 Cable driver input: FD0-FD31 RDB0-RDB3	
/RWB0- RWB3/	Write byte	WRB0-WRB3	

Address lines LR26 and LR27, designated PAG0 and PAG1 in the REU, are decoded to select one of four blocks in the selected REU. A simplified logic diagram of page 0 of the selected REU, a typical connection, is shown in figure 3-35. The data, address, and clock signals are interpreted as follows:



Within each register extension unit, the blocks are individually numbered 0 through 3.

Read byte signals RDB0 through RDB3 are generated when the switch settings match the chassis-selecting address lines and when the write byte signals are low, as shown in

figure 3-35. The SW01 term is added to save power by turning off circuits in the unselected REU's.

Data is gated from the sum bus into the private memories in the CPU and in the REU as follows:

RW0-RW31 = S0-S31 RWXS/0 through RWXS/3
(CPU private memory)

/RRW0-/RRW31/ = S0-S31 RRWXS/0 through RRWXS/3
(cables to REU)

3-24 Clock Logic

CLOCK GENERATOR. The clock generator in the CPU consists of three delay lines with associated gates and sense amplifiers to tap off pulses at the desired time intervals. Four basic types of clock signals are produced: a 40 nsec ac clock signal for trailing edge triggering of flip-flops throughout the CPU, a 40 nsec ac clock signal for use in the floating point unit, a 50 nsec private memory clock signal to gate information into the private memory registers, and a 50 nsec dc holding signal to clock data into the C-register buffer flip-flops. The C-register flip-flops are latching circuits and do not use an ac clock signal.




Figure 3-35. Register Extension FT25 Module, Page 0, Byte 0, Simplified Diagram

901172A, 89

A simplified block diagram of the clock generator is shown in figure 3-36. Only the basic timing functions are shown. Gating, latching, pulse shaping, enabling, and other timing control functions are shown in detail later in this section. All clock signals except the first one originate with a recirculated clock input to delay line 1. A 40 nsec clock pulse is tapped off at the zero point on the delay line and is gated to clock drivers, from which the clock signals are distributed to the CPU and floating point unit flip-flops. At the 160 nsec tap, a signal is sensed and applied to the gate that produces a dc holding clock for the C-register during transfer of the sum outputs to the C-register.

From delay line 1, outputs are taken from the 180 nsec or the 210 nsec tap, depending on the state of data request flip-flop DRQ, to the input of delay line 2. Taps are taken from this delay line according to the time interval needed between one clock pulse and the next. These taps are indirectly controlled by flip-flops T8L, T11L, and signal T5EN, which is true when T8L and T11L are false. The control signal used is selected according to the number of logic operations to be performed before another clock signal is needed.

The T5, T8, and T11 outputs from delay line 2 are fed to delay line 3, from which the private memory clock signals are tapped at the zero point. A pulse tapped at 40 nsec is fed back to the input to delay line 1, and the clock cycle is started again if an enable signal is true. If the enable signal is false, the pulse is held in a latching circuit until the clock enable signal rises.

The ultimate clock intervals are affected by circuit and cable delays following the delay line taps. Each clock signal is transmitted through an 18-foot, 14-conductor coaxial cable and a 3-foot single-conductor cable. These cables introduce delays in addition to those encountered in the clock logic circuits.

Timing signals other than clock signals taken from the delay lines are applied to gates in the CPU and are discussed in the following detailed descriptions of each delay line.

Delay Line 1. A detailed logic diagram of the circuits associated with delay line 1 is shown in figure 3-37.

The first pulse is started down the delay line by force clock signal FORCL if force clock enable signal FORCLEN is true. Signal FORCL goes true as a result of pressing the CPU RESET button on the processor control panel. Enable signal FORCLEN is true until the pulse reaches the 60 nsec point. The equation for buffer flip-flop FORCLEN is as follows:

$$\text{NFORCLEN} = \text{FORCL} \text{ NFORCLEN} \\ + \text{DL1/060S} \text{ FORCL}$$

Subsequent inputs to delay line 1 are provided by recirculation feedback signal ACCLG/1, from delay line 3, or by ACCLG, the output of a latching circuit set by ACCLG/1.

Clock enable signal CLEN must be true for either input to start the delay line. Since clock pulse ACCLG/1 is lost when CLEN is false, ACCLG reserves the signal for use when CLEN goes true.

The CPU and floating point clock tap is ACCL/1, which rises as the delay line is triggered and is cut off by an inverting delay line sensor at 40 nsec. This shapes the ac clock pulse to a 40 nsec width. The CPU clock signals, CL/1 through CL/12, and floating point clock signals, CLFP/1 through CLFP/12, are gated by NCROSCL, which indicates that crossover from core to private memory is not taking place. The floating point clock signals are also gated by floating point clock enable signals FPCLEN/1 and FPCLEN/2, whose equations are:

$$\text{FPCLEN/1} = \text{NIOEN} \text{ NIOIN} + \text{NFPRR}$$

$$\text{FPCLEN/2} = \text{NT5EN}$$

At the 50 nsec point on delay line 1, a signal is tapped and inverted to form R/ACCLG, which when low resets clock-storing latch ACCLG. Signal DL1/060S, taken from the 60 nsec tap, is used to set the force clock buffer latch. The inverted tap at 80 nsec shapes the delay line pulse to an 80 nsec width. The 160 nsec tap provides dc holding signal DCCL/2, an input to the HOLDC gate which controls the latching of information into the C-register buffer flip-flops. Signal DCCL/2 is true only when CXS is true, indicating that sum bus information is being transferred to the C-register. This signal is shaped to a 50 nsec width by the inverted 210 nsec tap. Signal R/DPL, at the 170 nsec tap, is used to reset dead pulse latches T5DP, NT5DP/1, and T8DP, explained later under delay line 2. Signal CROSSDCL, also from the 170 nsec tap, is part of the setting logic for the CROSSD latching circuit, which disables the ac clock during memory crossover operation.

A signal from the 180 nsec point and one from the 210 nsec point are applied to the input of delay line 2 to provide a 30 nsec variation in clock time, depending on whether data request flip-flop DRQ is set. Signal MRCL, at the 240 nsec point, is used to gate the memory request signal to core memory.

Delay Line 2. A detailed logic diagram of delay line 2 is shown in figure 3-38. As explained above, DL2 is set at 180 or 210 nsec according to the state of flip-flop DRQ. Timing signal T5 is tapped off at the zero point if T5 enable signal T5EN is true and crossover is not taking place as the result of a memory request. Signal T5 is fed to delay line 3 so that the clock interval during an instruction phase when T5EN is true is nominally 280 nsec. The T5 enable signal is true when flip-flops T8L and T11L are reset and instruction logic indicates that this clock interval is needed. Dead pulse latch T5DP prevents the T8, T11, and DCCL/1 outputs from the delay line from going true after a T5 pulse has been tapped.






Figure 3-36. Clock Generator, Simplified Block Diagram



901172A.78

Figure 3-37. Delay Line 1, Logic Diagram



901172A. 79

Figure 3-38. Delay Line 2, Logic Diagram

A T8 timing signal is tapped from delay line 2 at 70 nsec and fed to delay line 3 to provide a nominal 380 nsec interval between ac clock signals when crossover is not taking place. When flip-flop T8L is set at the end of an instruction phase, T5EN is driven false, and this drives T8EN true if T11L is reset and other instruction logic requests this particular clock interval. Dead pulse latch T8DP prevents the T11 and DCCL/1 outputs from the delay line from going true after a T8 pulse has been tapped. An ABOT signal from the 110 nsec tap clocks buffer flip-flop ABO/1, used when a memory access has been aborted.

At 180 nsec, dc hold signal DCCL/1 goes true and is shaped to 50 nsec by the inverting delay line sensor at the 230 nsec tap. This clock signal gates information into the C-register during crossover operation, when crossover read signal CROSSEN is true.

A T11 timing pulse is tapped from delay line 2 at 200 nsec and fed to delay line 3 to provide a nominal 500 nsec interval between ac clock signals. This pulse is allowed if no T5 or T8 pulse has been enabled. Flip-flop T11L, set during instruction phases when the following phase should be nominally 500 nsec long, is used to disable the T5 and T8 enable signals.

Delay Line 3. A detailed logic diagram of delay line 3 is shown in figure 3-39. A T5, T8, or T11 timing pulse starts a pulse down delay line 3. This pulse is shaped to 80 nsec by an inverting delay line sensor at 80 nsec. At the zero point on the delay line, FMCL/1 is tapped off and is shaped to 50 nsec by an inverting delay line sensor at 50 nsec. Signal FMCL/1 is applied to clock drivers to produce private memory clock signals CK/1 through CK/12, used to clock information into the private memory registers. At 40 nsec, clock generation signal ACCLG/1 is tapped off and fed back to the input of delay line 1 to start another clock pulse cycle if clock enable signal CLEN is true. The pulse from delay line 3 is shaped to 40 nsec by an inverting delay line sensor at the 80 nsec tap. Signal ACCLG/1 is applied to a buffer latch, where the pulse is stored as ACCLG in case CLEN is false. Signal ACCLG is gated into delay line 1 by signal CLEN. The ACCLG latch is reset by signal (R/ACCLG) from delay line 1. A signal identified as (NAH AHCL) is tapped at 150 nsec if there is no address here signal from core memory. Memory address not here clock ADNHC is tapped at 300 nsec from delay line 3.

Clock Enable Signal. As explained above, recirculated clock pulse ACCLG/1 sets delay line 1 only if clock enable signal CLEN is true. This signal is the output of a six-input AND gate, and all of the inputs must be true in order to generate signal CLEN.

To illustrate the functions of the clock-enabling gates, the equation for CLEN is divided into sections in figure 3-40. The function of each section is described separately.

Gate 1 disables the ac clock signal if none of the following conditions exist:

- a. Data request flip-flop DRQ reset
- b. DRQ set and data release signal DR received
- c. DRQ set and data release latch DR/1 set
- d. DRQ set, no memory request sent to memory, and CPU RESET switch not pressed

An example of the ac clock inhibiting logic during a memory cycle is shown in figure 3-41, using a full write store operation as an example. On the trailing edge of the clock signal, flip-flops MBXS, MRQ, MRC, and DRQ are set. As soon as DRQ is set, clock enable signal CLEN is driven low by gate 1. Memory request clock signal MRCL is tapped from delay line 1 240 nsec later, and /MQC/ is sent to memory. The ac clock generate latch, ACCLG, is set at 50 nsec on delay line 3 to store the clock pulse while CLEN is low. Data release signal DR is received from memory after /MQC/ is sent. This re-enables CLEN at gate 1, and CLEN plus ACCLG at the input to delay line 1 starts another pulse down the delay line.

A logic diagram of data release latch DR/1 is shown in figure 3-42. The latch is set by one of the following conditions:


- a. Address here signal not received from core memory at 150 nsec on delay line 3
- b. Effective address less than 16 (crossover), memory request and data request made, and T11 clock signal
- c. Memory request made and data release signal received from memory

The latch is held by feedback to the AND gate containing DRQAC and NRESET/F. Signal NRESET/F is dropped by pressing the CPU RESET switch, thereby resetting the data release latch. The latch is also reset at the first clock signal following the setting of data request flip-flop DRQ.

Outputs from the DR/1 latch are also used in the circuits that enable or disable the ac clock and floating point clock outputs from delay line 1 during crossover operation.

Gates 2 and 3 disable the CPU clock signal during parts of the I/O operation. If no input or output is taking place, request service clock enable signal RSCLN is false, holding the output of gate 2 true. During an I/O instruction, RSCLN goes true, disabling the NRSCLEN gate. In this case, since request strobe acknowledge signal RSA has not been generated, (RSCLN NRSA) is true and the ac clock signal is disabled until request strobe signal RS is received from the device controller. When RS is received, clock enable signal CLEN is again generated, and the resulting clock signal resets flip-flop RSCLN.

At the end of an I/O operation, when the last byte is being transferred, flip-flop RSACLEN is set as the result of a



901172A. 80

Figure 3-39. Delay Line 3, Logic Diagram




Figure 3-40. Clock Enabling Gates




Figure 3-41. Store Operation Timing Diagram




Figure 3-42. Data Release Latch, Logic Diagram

terminal order. This disables the NRSACLEN gate, and the clock signal is inhibited. Since RSA is set at this time, the clock signal is inhibited until the fall of signal RS dc resets flip-flop RSACLEN. At this time, CLEN is developed, and a clock is generated.

Gate 4 inhibits the clock signal during interrupts and watchdog timer runout. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt processing, CEINT inhibits the clock signal until action response signal ARE is received from the interrupt logic.

Gates 5 and 6 are used to disable the clock signal when the CPU CLOCK MODE switch goes into the center position. They also provide a temporary clock enabling signal when the CLOCK MODE switch is set to SINGLE STEP. A timing diagram of this single clock type of operation is shown in figure 3-43.

When the CLOCK MODE switch is set to the center position, signal KSC goes true and the output of gate 5 drops, driving clock enable signal CLEN low. Setting the CLOCK MODE switch to SINGLE STEP drives KC true and KSC remains true. Because flip-flop SC1 is clocked by the 1-MHz clock signal rather than by the continuous delay line clock signal enabled by CLEN, SC1 is set on the trailing edge of the following clock signal from the 1-MHz oscillator. The equations for flip-flop SC1 are as follows:

$$S/SC1 = KSC KC$$

$$R/SC1 = NKC/B SCL + NKSC$$

where NKC/B is true when the CLOCK MODE switch is in the CONT or center position and false in the single step mode. Signal SCL is the output of a buffer latch used to disable CLEN after a single step clock signal has occurred.

Flip-flop SC2 sets on the trailing edge of the next 1-MHz clock signal, and the output of gate 5 goes true, generating an ac clock signal. The equations for SC2 are as follows:

$$S/SC2 = SC1$$

$$R/SC2 = NSC1$$

Setting SC2 sets single clock buffer latch SCL when the clock enabled by CLEN is generated, according to the equation:

$$SCL = SCL SC2 + (SC2 NCEINT) CL32P14$$

where CL32P14 is the result of a clock output from the delay lines. Signal SCL is latched by feedback as long as the switch is kept in the SINGLE STEP position, and signal CLEN is disabled by gate 6. Releasing the switch resets SC1 with NKC/B and SCL, and SC2 is reset on the following 1-MHz clock signal. Signal CLEN is now disabled by gate 5 until the switch is set in SINGLE STEP again. Resetting SC2 drops the latch holding SCL true.

Crossover Clocks. When an effective address less than 16 generates a CROSSADD signal, the ac clock signal from delay line 1 is disabled by gating ac clock output ACCL/1 with a crossover signal, NCROSCL. When NCROSCL is low, ACCL/1 does not produce any clock signals, and the

fast memory clock signals from delay line 3 are used to clock the private memory registers. The equation for NCROSCL is as follows:

$$\begin{aligned} \text{NCROSCL} &= \text{N}(\text{DR}/1 \text{ CROSSEN}) \\ \text{CROSSEN} &= \text{CROSSADD MRC DRQ NCROSSD} \\ \text{CROSSD} &= \text{CROSSD (R/ACCLG)} \\ &+ \text{CROSS CROSSDCL DR}/1 \end{aligned}$$

OSCILLATOR CLOCK GENERATOR. A 1-MHz signal used to clock flip-flops in certain CPU circuits such as the interrupt circuits, the watchdog timer, and the single clock generator, is taken from a CT16 medium frequency oscillator module as shown in figure 3-44. A sine wave from a 2-MHz oscillator goes through a frequency divider consisting of seven flip-flops, each of which divides the frequency by two. Outputs from the 1-MHz flip-flop are distributed to the points where this frequency is needed, and the output of the 16-KHz flip-flop is connected to the ST29 time base selector to be used in the generation of real-time clock signals.

3-25 CPU Phases and Timing

PHASES. The CPU phases are variable time intervals separated by ac clock pulses from the CPU delay lines. The phases are identified as preparation phases 1 through 4 and execution phases 1 through 10. Each phase is entered by setting one of the phase flip-flops; PRE1 through PRE4 and


PH1 through PH10. The setting logic for the phase flip-flops is determined by the type of instruction being executed, the previous phase in the phase sequence, and certain conditions peculiar to the individual instruction.

The length of a phase is determined by the time that a clock signal is sensed and gated from one of the CPU delay lines. During each phase, the length of the following phase is established by resetting flip-flops NT8L or NT11L, or by allowing both of these flip-flops to remain set. If neither NT8L nor NT11L is reset, the clock interval is set by T5EN, an enable signal that can be true only when NT8L and NT11L are true. Another time element is introduced by the presence of a memory request with data request flip-flop DRQ set. In this case, the clock signal is delayed until a data release signal is received from core memory.

Ac clock signal generation is described in the section on clock logic. The phase flip-flop setting logic for each phase is explained in the phase sequence charts included with the instruction descriptions.

3-26 Real-Time Clock

The real-time clock signals are generated in a frequency divider circuit on an ST29 time base selector module. Outputs from the frequency divider are switched on a ST14 toggle switch module to four clock pulse flip-flops on the time base selector. Outputs from these flip-flops are applied to the interrupt circuits on the appropriate LT16



901172A, 84

Figure 3-43. Single Clock Generation




Figure 3-44. Oscillator Clock Generator, Block Diagram

priority interrupt modules. A simplified diagram of the real-time clock circuits is shown in figure 3-45.

A 16-kHz signal from the CT16 medium frequency oscillator described under Oscillator Clock Generator is applied to the input of the first of five frequency divider flip-flops on the time base selector. The frequency is divided by two each time it goes through a frequency divider flip-flop, so that the five frequencies are 8 kHz, 4 kHz, 2 kHz, 1 kHz, and 500 Hz. The outputs of the 8 kHz, 2 kHz, and 500 Hz flip-flops are connected through switches to flip-flops CPUL1, CPUL2, and CPUL3, respectively, as shown in the figure. Flip-flop CPUL4 is clocked by the 500 Hz signal, unswitched.

Each clock pulse flip-flop is connected to a group of four switches in series. These switch groups are switches 15-14-13-12 for flip-flop CPUL1, switches 10-9-8-7 for flip-flop CPUL2, and switches 5-4-3-2 for flip-flop CPUL3. When one switch in a group is in the up position and the other three switches are in the down position, the frequency connected to the up switch clocks its corresponding clock pulse flip-flop. The inputs designated RTC are optional frequencies from sources external to the CPU. The line frequency of 50 or 60 Hz may be used at any of these inputs.

The outputs of flip-flops CPUL3 and CPUL4 are taken to the priority interrupt modules used to process the standard counter 3 count pulse and counter 4 count pulse interrupts. The outputs of flip-flops CPUL1 and CPUL2 are used only if the optional counter 1 count pulse and counter 2 count pulse interrupt levels are included in the CPU. The events that occur after a count pulse signal enters the interrupt circuits are described in the section on interrupts.

3-27 Watchdog Timer

The watchdog timer is a 6-bit flip-flop binary counter clocked by the 1-MHz clock signal. The counter is set at interruptible points in the program and counts up by ones to 42, thereby allowing 42 μ sec before runout. If the timer runs out before another interruptible point is reached, a trap sequence is entered.

A logic diagram of the watchdog timer control circuits is shown in figure 3-46. The counter is started by loading it with ones at one of the following interruptible points:

- At the first ac clock pulse after interrupt enable signal IEN goes true.
- When flip-flop PH10 is set to start the final execution phase of an instruction.
- At the start of phase 8 (PH8) of a move to memory control instruction if the last control image word has not been loaded.
- During I/O phase 1 (PH1) of an I/O operation if switch 13 is set.


Any one of these conditions sets flip-flop WDTRAC, and WDTRAC sets all of the watchdog timer flip-flops, WCT1 through WCT6.

When the counter has counted from 111111 to 000000 and then to 42 without being restarted, timer runout has occurred, indicating that 42 microseconds have elapsed since the last interruptible point was reached. A timing diagram of watchdog timer runout is shown in figure 3-47. Flip-flop WDTA is set by WCT1, NWCT2, WCT3, and WCT5. A one at the set output of WDTA causes flip-flop WDTRAC to be set, restarting the counter. At the same time, clock inhibit flip-flop CEINT is dc set, and signal STRAP is generated from CEINT, WDTA, and WDTRAC. Signal (S/TRAP) sets flip-flop INTRAP to start a trap sequence, which takes the CPU to location X'46'.

When flip-flop CEINT is set, clock enable signal CLEN is driven low and the CPU clock is disabled. Since CEINT must be reset by a clock signal, the CPU clock must be started by another signal. In this case the signal is force clock signal FORCL:

$$\text{FORCL} = \text{STRAP } 1\text{MC } 2\text{MC}$$


Signal FORCL is one of the setting inputs to delay line 1; therefore, an ac clock signal is immediately generated. Flip-flop CEINT is reset by this clock.




901172A. 86

Figure 3-45. Real-Time Clock, Simplified Diagram

Figure 3-46. Watchdog Timer Control Circuits, Logic Diagram



901172A.87



901172A.91

Figure 3-47. Watchdog Timer Runout, Timing Diagram

The watchdog timer is inhibited under the following conditions: (See figure 3-47.)

- The continuous clock is disabled by placing the CLOCK MODE switch in the center position (KSC true).
- The COMPUTE switch is set to IDLE (NKRUN true).
- The WATCHDOG TIMER switch is placed in the OVERRIDE position (KWDTR true).
- The CPU is in PCP phase PCP1, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).
- The COMPUTE switch is placed in RUN in PCP2 (KRUN and PCP2 true).


A 2-bit write lock code for each page of core memory is stored on a set of four FT25 fast access memory modules. There are 256 of these write locks. The association of the write locks with the pages of memory addresses may be represented as shown in figure 3-48. During memory access, two flip-flops designated the write key, bits 3 and 4 of program status doubleword 2, are compared with the write lock bits for the memory page being addressed. The write locks and write key are interpreted as shown in table 3-8.

Table 3-8. Memory Protection Functions

Write Lock	Write Key	Protection
0 0	X X	Write access permitted independent of key value
X X	0 0	Write access permitted independent of lock value
0 1 through 1 1	0 1 through 1 1	Write access permitted only if lock value matches key value

3-28 Memory Protection

The memory protection feature prevents alteration of specified areas of address in memory. The program is subjected to memory protection in both master and slave modes. Memory locations are protected in groups of addresses referred to as pages. Each page contains 512 memory locations.



901060A, 31303

Figure 3-48. Write Lock Registers

If an instruction attempts to write into a protected memory page, the trap flip-flop is set and a trap sequence is entered.

The actual organization of the write lock bits in the SDS 304 integrated circuit memory elements on an FT25 module is shown in figure 3-49, using the first FT25 as an example. The memory elements on the left half of the diagram contain the write locks for pages 0 through 1F; those on the right half contain the write locks for pages 20 through 3F, for a total of 128 bits, or 64 write locks, on one module. Only the first, second, and last bits in each memory element are shown in the diagram.

The data is shifted left in the A-register eight bits at a time to align it with sum bus bits 0 through 7.

The individual bits in the memory elements are selected by address signals generated from the P-register with the equations

$$L/LK0/3 = P18$$

$$L/LK0/4 = P19$$

$$L/LK0/5 = P20$$

LOADING THE WRITE LOCKS. A move to memory control instruction with a one in bit 14 transfers the write locks in core memory, referred to in the reference manual as the memory lock control image, from core memory to the memory protection registers. The instruction sequence is described in the move to memory control opcode description. The data is first placed in the C-register, then transferred to the A-register. From the A-register the memory lock control image is transferred a byte at a time by means of the sum bus onto the write lock data lines. The equations are:

for the first FT25 module. The modules are selected by decoding P-register bits P15 and P16, inputs to the AND gates in figure 3-49. The two halves of the module are selected by P-register bit 17 as shown in the figure.

The write lock clock signal is generated from a write lock signal LOCKW and a private memory clock signal with the equation

$$W/LK0/1-W/LK0/7 = S0-S7$$

$$\vdots$$

$$W/LK3/1-W/LK3/7 = S0-S7$$

$$K/LK0-K/LK3 = LOCKW CK$$

$$S/LOCKW = FUMMC [PH3 + PH6 N(BC = 1)]$$

where FUMMC is the move to memory control function.




Figure 3-49. Organization of Write Lock Bits on SDS 304 Integrated Circuit
901172A.88

USING THE WRITE LOCKS. To read the memory protection register outputs, a module of write lock registers, a control line for half the module, and one bit in each of the eight memory elements are addressed by P-register outputs P15 through P20, as shown in figure 3-49. A one on the control line allows outputs LOCK0 through LOCK7 to be sensed. P-register bits P21 and P22 are decoded to select one of four 2-bit codes in the half module of write locks, as shown in figure 3-50. The outputs of the decoding circuit, LCK0 and LCK1, contain the write lock stored with the selected page address.

A mismatch of a write lock and the write key generates an ABO signal, as shown below:

<u>Write Lock</u>	<u>Write Key</u>
01	1X
10	X1
1X	0X
X1	X0

The logic equation for the ABO signal is as follows:

$$\begin{aligned}
 ABO &= ABO/1 \text{ } ABO/2 \\
 ABO/2 &= (LCK0 \text{ } WK1 + LCK1 \text{ } WK0) \\
 &\quad N(LCK0 \text{ } LCK1 \text{ } WK0 \text{ } WK1) \\
 ABO/1 &= [ABO/1 \text{ } (R/DPL) + ABOT \text{ } MBXS \\
 &\quad NPCPACT \text{ } NIOACT \text{ } NINTRAP \\
 &\quad N(FAIO \text{ } PH3)] \text{ } NCROSSADD
 \end{aligned}$$

Signal ABO sets flip-flop TRAP, and a trap sequence is entered to take the program to trap location X'40'. An /ABOC/ signal is sent to core memory to prevent writing into the addressed location.

INHIBITING MEMORY PROTECTION. Memory protection is inhibited by disabling the signal ABO under the following conditions:

- a. The CPU is in phase PCP1, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).
- b. Integral I/O operation in process (IOACT true).
- c. Trap or interrupt in effect (INTRAP true).
- d. Writing into memory location 20 during I/O operation (FAIO PH3 true).
- e. Crossover in effect (CROSSADD true).




Figure 3-50. Write Lock Addressing

3-29 Traps

GENERAL. The primary use of the trap system is detection of program errors. A trap indication results from a condition such as nonexistent instruction, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for floating point operation when the option is not included in the system. Unless a power-on or power-off interrupt has been detected, a trap operation has priority over any interrupt. The detection of a trap condition causes the execution of a trap instruction in a specified location in memory. The trap instruction is executed in place of the next instruction in normal sequence.

Trap operations are also used to simulate instructions not included in the system logic. In such cases, a call instruction (CAL1, CAL2, CAL3, or CAL4) causes the program to

trap to a specified location, from which a branch is made to a subroutine to carry out the desired operation.

Trap operations are controlled by interrupt/trap flip-flops INTRAP, INTRAP1, and INTRAP2, and are distinguished from interrupt operations by flip-flop TRAP, which is set during trap operations. A trap sequence may be entered in the first clock cycle following the end phase of the instruction in process, but most frequently takes place before the instruction is completed. During the trap sequence, the address of the next instruction in sequence is stored, and the trap address associated with the trap signal received is presented to memory for access. The program then branches to the memory address stored in the trap location. The conditions that result in trap operations are listed in the Sigma 5 Computer Reference Manual, along with the corresponding assigned trap locations in core memory, the time of occurrence, and special actions. An outline of the trap sequence is presented in table 3-9.

Table 3-9. Trap Sequence

Phase	Function Performed	Signals Involved	Comments
Pre-liminary	Set four flip-flops (TRAP, INTRAP, INTRAP1, and INTRAP2) to establish trap condition	S/TRAP = (S/TRAP) NRESET	True (S/TRAP) signal distinguishes trap condition from interrupt condition and is generated during preparation phases or execution phases of instructions
		(S/TRAP) = Indication of trap condition	
		R/TRAP = (R/TRAP)	
		(R/TRAP) = RESET + FAPSD PH5	
		S/INTRAP = (S/INTRAP) NRESET	
		(S/INTRAP) = (S/TRAP) NINTRAP ... + ...	
		R/INTRAP = (R/INTRAP) = (R/TRAP) + ...	
		S/INTRAP1 = (S/INTRAP) NRESET	
		R/INTRAP1 = (R/INTRAP1)	
		(R/INTRAP1) = RESET + NINTRAP2	
		S/INTRAP2 = (S/INTRAP2) NRESET	
		(S/INTRAP2) = (S/INTRAP) + INTRAP1	
		NINTRAP2	
		R/INTRAP2 = ...	
		Inhibit reset of flip-flop NPRES1	
(S/PRES1) = PRE1EN PH10 + ...			
NPRES1EN = (S/TRAP) + ...			
R/NPRES1 = ...			
Enable CLEAR signal		CLEAR = (S/INTRAP) + ...	Clear selected flip-flops
If watchdog timer runout trap, direct set CEINT		F/CEINT = (F/CEINT) = WDTA	CPU clock inhibited while CEINT set
		N(1MC 2MC) NTRAP	
		R/CEINT = ...	

(Continued)

Table 3-9. Trap Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
I N T R A P 1	Clock enable for reset of CEINT (required only for watchdog timer runout trap)	S/DL1 = FORCL FORCLEN + ... FORCL = STRAP 1MC 2MC + ... STRAP = WDTA WDTRAC CEINT + ... NFORCLEN = NFORCLEN FORCL + DL1/060S FORCL R/CEINT = ...	Clock pulse to delay line generated by STRAP sig- nal and timing signals
	(P15-P31) → (B15-B31) Reset flip-flop BRP Reset flip-flop INTRAP2 Set flip-flop DRQ	Bn = Pn BXP + ... = BXP/1 + ... BXP/1 = INTRAP BRP + ... R/BRP = INTRAP1 + ... R/INTRAP2 = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/DRQ/2) + ... (S/DRQ/2) = INTRAP1 TRAP + ... R/DRQ = ...	Address of next instruc- tion in normal sequence of program Indicates that address of next instruction in sequence is in the B- register Enable complete cycle of data release if MRQ set before trap
I N T R A P 1	Enable clock if NMRC	CLEN = DRQ NMRC NRESET/F + ...	MRC set if MRQ set
	Sustain B15	S/B15 = (S/B15) + ... (S/B15) = B15 NBRP INTRAP1 + ... R/B15 = INTRAP1 + ...	Prevent reset of B15 if set
	Set P25	S/P25 = PXTR + ...	Store address of trap instruction (40 through 44, 46, 48 through 4B)
	Transfer (TR28-TR31) → (P28-P31)	PXTR = INTRAP1 NINTRAP2 TRAP R/P25 = PX + ... = INTRAP1 NINTRAP2 + ...	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = INTRAP1 NINTRAP2 + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Inhibit transmission of CPU clock until data release from core memory
	Reset flip-flop INTRAP1	R/INTRAP1 = NINTRAP2	
Set flip-flop INTRAP2	S/INTRAP2 = INTRAP1 NINTRAP2 + ...		

(Continued)

Table 3-9. Trap Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
I N T R A P 2	(MB0-MB31) → (C0-C31)	CXMB = /DG/	Extract addressed word and store for execution of instruction (XPSD)
	(C0-C31) → (D0-D31)	(S/SXD) = NINTRAP1 INTRAP2 + ...	
	(C0-C31) → (O0-O7)	OXC = NINTRAP1 INTRAP2 + ...	
	(C8-C11) → (R28-R31)	RXC = NINTRAP1 INTRAP2 + ...	Enable entry into PREP phase
	Reset flip-flop NPRES	S/NPRES = N(S/PRES) + ... (S/PRES) = NINTRAP1 INTRAP2	
	Reset flip-flop INTRAP2	R/INTRAP2 = ...	
	Reset flip-flop TRAP	R/TRAP = (R/TRAP) (R/TRAP) = FAPSD PH5 + ...	
Reset flip-flop INTRAP	R/INTRAP = (R/INTRAP) (R/INTRAP) = (R/INTRAP) + ...	Exit from TRAP at PH5 of XPSD instruction	
Trap sequence ended			


TRAP SEQUENCE. The trap sequence is illustrated in figure 3-51. When signal (S/TRAP) is true, flip-flops TRAP, INTRAP, INTRAP1, and INTRAP2 are set. At the same time, one of the codes listed in table 3-10 is stored in the trap accumulator register (TRACC1 through TRACC4), and the least significant hexadecimal digit of the trap address is stored in the trap address register (TR28 through TR31). The controlling equations are listed in the paragraphs describing trap conditions.

After the address of the next instruction in normal sequence is transferred from the P-register to the B-register, and BRP is reset, the trap circuits enter the INTRAP1 phase. The least significant hexadecimal digit of the trap address is transferred from the trap address register to the least significant flip-flops of the P-register.

$$\begin{aligned}
 S/P28 &= TR28 PXTR + \dots \\
 PXTR &= INTRAP1 NINTRAP2 TRAP + \dots \\
 (R/P28-R/P31) &= PX + \dots = INTRAP1 NINTRAP2 + \dots \\
 S/P29 &= TR29 PXTR + \dots \\
 S/P30 &= TR30 PXTR + \dots \\
 S/P31 &= TR31 PXTR + \dots
 \end{aligned}$$

Table 3-10. Trap Codes and Address Digits

Cause of Trap	Trap Accumulator Register (TRACC1-TRACC4)	Trap Address* Register (TR28-TR31)								
Abort	0001	0000								
Watchdog timer runout	0000	0110								
Floating point fault	0000	0100								
Fixed point overflow	0000	0011								
Privileged instruction	0010	0000								
Nonexistent memory address	0100	0000								
Not implemented	0000	0001								
Illegal	1000	0000								
Stack fault	0000	0010								
CAL1 instruction CAL2 instruction CAL3 instruction CAL4 instruction	(R28-R31) [†]	<table border="0"> <tr><td>{</td><td>1000</td></tr> <tr><td></td><td>1001</td></tr> <tr><td></td><td>1010</td></tr> <tr><td>}</td><td>1011</td></tr> </table>	{	1000		1001		1010	}	1011
{	1000									
	1001									
	1010									
}	1011									
*Stores least significant hexadecimal digit of trap location										
[†] Contents of (R28-R31) transferred to (TRACC1-TRACC4)										



901172A.3506

Figure 3-51. Trap Sequence, Flow Diagram

The most significant hexadecimal digit (4) is established by setting P25. Flip-flops MRQ and DRQ are set to permit access to memory during the INTRAP2 phase. The XPSD instruction stored in memory is placed in the D-, O-, and R-registers, and the trap address register is cleared.

$$(R/TR28-R/TR31) = (R/TR) = NINTRAP1 INTRAP2 + \dots$$

During execution of the XPSD instruction, the 17-bit instruction address is decremented by one before storage in memory. This operation is required to reduce the address, which was previously incremented by one. The code stored in the trap accumulator register is transferred to the trap address register.

$$\begin{aligned} S/TR28 &= NSTRAP (S/TR28) + \dots \\ (S/TR28) &= TRACC1 FAPSD PH1 \\ S/TR29 &= NSTRAP (S/TR29) + \dots \\ (S/TR29) &= TRACC2 FAPSD PH1 \\ S/TR30 &= NSTRAP (S/TR30) \\ (S/TR30) &= TRACC3 FAPSD PH1 + \dots \\ S/TR31 &= NSTRAP (S/TR31) \\ (S/TR31) &= TRACC4 FAPSD PH1 + \dots \end{aligned}$$

Signal NSTRAP is true unless a watchdog timer runout has occurred.

If bit 9 of the XPSD instruction (now in R29) is a one, the code is transferred from the trap address register to the least significant bits of the A-register.

$$\begin{aligned} S/A28 &= TR28 AXTR + \dots \\ AXTR &= FAPSD 07 PH3 TRAP R29 \\ S/A29 &= TR29 AXTR + \dots \\ R/A30 &= TR30 AXTR + \dots \\ S/A31 &= TR31 AXTR + \dots \end{aligned}$$

This number is added to the contents of the D-register and stored in the P-register during PH4. The number is also retained in the trap accumulator register so that during PH4 it is merged with the existing condition code (S0 through S3) to form a new condition code.

$$\begin{aligned} S/CC1 &= (S/CC1/3) + S0 CCXS/0 + \dots \\ (S/CC1/3) &= (S/CC1/1) + CCXTRACC TRACC1 + \dots \\ CCXTRACC &= FAPSD 07 PH4 TRAP \\ CCXS/0 &= PSW1XS + \dots = FAPSD PH4 + \dots \\ S/CC2 &= CCXTRACC TRACC2 + S1 CCXS/0 + \dots \\ S/CC3 &= CCXTRACC TRACC3 + S1 CCXS/0 + \dots \\ S/CC4 &= CCXTRACC TRACC4 + S3 CCXS/0 + \dots \\ (R/CC1-R/CC4) &= CCXS/0 + \dots \end{aligned}$$

During phase 5 of the XPSD instruction, the trap accumulator register and the trap address register are cleared.

$$(R/TRACC1-R/TRACC4) = (R/TRACC) = FAPSD PH5 + \dots$$

$$(R/TR28-R/TR31) = (R/TR) = (R/TRACC/1) + \dots = FAPSD PH5$$

The trap sequence is terminated at the same time.

TRAP CONDITIONS. The conditions for entering the trap sequence are represented by the inputs to signal (S/TRAP).

$$\begin{aligned} (S/TRAP) &= ABO (Abort) \\ &+ STRAP (Watchdog timer runout) \\ &+ FAFL NRW ENDE NINTRAP (Floating point) \\ &+ FACAL PH1 (Call) \\ &+ ENDE AM CC2 OVERIND (Fixed point overflow) \\ &+ FAPRIV NMASTER PRETR NINTRAP (Privileged) \\ &+ ADNH NIOACT (Address not here) \\ &+ FANIMP PRETR (Not implemented) \\ &+ FAILL PRETR (Illegal) \\ &+ FAST PH2 SW1 NSW5 (Stack) \\ &+ FAST PH2 SW3 NSW6 (Stack) \end{aligned}$$

Figure 3-52 indicates all opcodes that might generate a true (S/TRAP) signal. Opcodes for which no operation is defined unconditionally generate a true (S/TRAP) signal. Some opcodes generate a true (S/TRAP) signal only for selected conditions. For example, an immediate instruction (FAIM) with an indirect address bit (IA) equal to one will cause a trap sequence. Conditions such as watchdog timer runout or addressing nonexistent locations are not associated with particular opcodes.

Call Instructions. The four call instructions (CAL1, CAL2, CAL3, and CAL4) cause the computer to trap to location X'48', X'49', X'4A', and X'4B', respectively.

For the CAL1 instruction (opcode 04), only TR28 is set.

$$\begin{aligned} S/TR28 &= FACAL PH1 NTRAP NSTRAP + \dots \\ (R/TR28-R/TR31) &= (R/TR) = (S/TRAP) + \dots \end{aligned}$$


For the CAL2 instruction (opcode 05), TR28 and TR31 are set.

$$\begin{aligned} S/TR31 &= NSTRAP (S/TR31) \\ (S/TR31) &= FACAL PH1 NTRAP NSTRAP O7 + \dots \end{aligned}$$

For the CAL3 instruction (opcode 06), TR28 and TR30 are set.

$$\begin{aligned} S/TR30 &= NSTRAP (S/TR30) + \dots \\ (S/TR30) &= FACAL PH1 NTRAP NSTRAP O6 \end{aligned}$$

For the CAL4 instruction (opcode 07), TR28, TR30, and TR31 are set, since inputs to all three flip-flops are true.



901172A. 3500

Figure 3-52. Operation Codes Resulting in Trap

The contents of R28 through R31 are stored in the trap accumulator register as the address code is stored in the trap address register.

$$\begin{aligned}
 S/TRACC1 &= FACAL PH1 NTRAP NSTRAP R28 + \dots \\
 (R/TRACC1-R/TRACC4) &= (R/TRACC) = (S/TRAP) + \dots \\
 S/TRACC2 &= FACAL PH1 NTRAP NSTRAP R29 + \dots \\
 S/TRACC3 &= FACAL PH1 NTRAP NSTRAP R30 + \dots \\
 S/TRACC4 &= FACAL PH1 NTRAP NSTRAP R31 + \dots
 \end{aligned}$$

This code is transferred to the trap address register during the XPSD instruction. If bit 9 of the XPSD instruction is a one, it is added to the contents of the D-register and merged with the contents of the trap accumulator register to set condition code flip-flops CC1 through CC4.

Push-Down Stack Limit Instructions. During the execution of any stack-manipulating instruction, words are either added to or removed from the stack. In either case, the space count fields of the stack pointer doubleword are tested before moving any words. If the execution of the instruction would cause the space count to become less than zero or greater than $(2^{15}-1)$, the instruction is aborted with memory and register unchanged; then, if bit 32 (TS) of the stack pointer doubleword is zero, the CPU traps to location X'42'.

$$(S/TRAP) = FAST PH2 SW1 NSW5 + \dots$$

If execution of the instruction would cause the word count to become less than zero or greater than $(2^{15}-1)$, the instruction is aborted with memory and registers unchanged; then, if bit 48 (TW) of the stack pointer doubleword is a zero, the CPU traps to location X'42'.

$$\begin{aligned}
 (S/TRAP) &= FAST PH2 SW3 NSW6 + \dots \\
 FAST &= FAST/A + FUMSP \\
 FAST/A &= OU0 O4 NO5 (PLW, PSW, PLM, PSM) \\
 FUMSP &= OU1 OL3 (MSP)
 \end{aligned}$$

When a trap is caused by a stack fault, the trap accumulator register is cleared.

$$(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 2 by setting TR30.

$$\begin{aligned}
 S/TR30 &= NSTRAP (S/TR30) + \dots \\
 (S/TR30) &= FAST PH2 SW1 NSW5 + FAST PH2 SW3 NSW6 + \dots \\
 (R/TR28-R/TR31) &= (R/TR) = (S/TRAP) + \dots
 \end{aligned}$$

Therefore, a stack fault causes a trap to location X'42' with a code of 0000.

Floating Point Fault. A floating point fault is detected after the operation called for by the instruction code is performed, but before any results are actually loaded in to the general registers. If no error is detected, signal (S/RW/FP) from logic in the floating-point box sets flip-flop RW.

$$\begin{aligned} S/RW &= (S/RW/1) \\ (S/RW/1) &= (S/RW/FP) + \dots \\ R/RW &= \dots \end{aligned}$$

This signal may be generated during floating point operations, as described elsewhere in this manual:

Opcodes	Phase	Reference
FAS, FSS, FAL, FSL	CPU PH7, box PH9	Table 3-65
FAS, FSS, FAL, FSL	CPU PH8, box PH10	Table 3-65
FMS, FML	CPU PH7, box PH9	Table 3-66
FMS, FML	CPU PH8, box PH10	Table 3-66
FDS, FDL	CPU PH7, box PH9	Table 3-67
FDS, FDL	CPU PH8, box PH10	Table 3-67

If RW is not set during floating point operations, a trap occurs during the end phase of the CPU, and the trap accumulator register is cleared:

$$\begin{aligned} (S/TRAP) &= FAFL NRW ENDE NINTRAP + \dots \\ FAFL &= NO1 O3 O4 O5 \\ (R/TRACC1-R/TRACC4) &= (R/TRACC) = (S/TRAP) \\ &+ \dots \end{aligned}$$

The least significant hexadecimal digit is set to 4 by setting TR29 and resetting TR28, TR30, and TR31.

$$\begin{aligned} S/TR29 &= FAFL NRW PH10 + \dots \\ (R/TR28-R/TR31) &= (R/TR) = (S/TRAP) + \dots \end{aligned}$$

Therefore, a floating point fault causes a trap to location X'44' with a code of 0000.

When a trap is caused by a floating point fault, the trap accumulator register is cleared.

$$(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 4 by setting P29.

$$S/TR29 = FAFL NRW PH10$$

Therefore, a floating point fault causes a trap to location X'44' with a code of 0000.

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$$

Nonexistent Memory Address. Any attempt to access a nonexistent memory address causes a trap to location X'40' at the time of the request for memory service.

$$\begin{aligned} (S/TRAP) &= ADNH NIOACT + \dots \\ F/ADNH &= ADNHL \text{ (Direct set)} \\ ADNHL &= ADNHL NACCL/1 + DRQ/1 \text{ (NAH AHCL)} \\ R/ADNH &= (R/ADNH) \\ (R/ADNH) &= NIOACT + IOPH1 SW11 \end{aligned}$$

Flip-flop ADNHL is direct set after the memory has had sufficient time to recognize the address. If the internal I/O is not active, (NIOACT) the trap sequence is initiated.

When a trap is caused by addressing a nonexistent memory location, the trap accumulator register is set to 0100 by setting TRACC2.

$$\begin{aligned} S/TRACC2 &= NTRAP NSTRAP ADNH TRACC2 INH + \dots \\ TRACC2 INH &= N(FAILL PRETR) N(FANIMP PRETR) \\ (R/TRACC1-R/TRACC4) &= (R/TRACC) = (S/TRAP) + \dots \end{aligned}$$

The least significant hexadecimal digit is set to 0.

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$$

Therefore, a nonexistent memory trap causes a trap to location X'40' with a code of 0100.

Nonexistent Instructions. Any instruction on Sigma 5 that is neither standard nor optional is defined as nonexistent. This classification includes immediate addressing instructions that are indirectly addressed. If the execution of a nonexistent instruction is attempted, the CPU traps to location X'40' at the time the instruction is decoded.

$$\begin{aligned} (S/TRAP) &= FAILL PRETR + \dots \\ S/PRETR &= NANLZ PRE1 \\ R/PRETR &= \dots \\ FAILL &= IA FAIM \text{ (Immediate instruction with indirect hit)} \\ &+ FUMMC N(ND12 ND13 D14) \text{ (Move to memory control with invalid X code)} \\ &+ OU2 O4 NO5 NO6 \quad (28, 29) \\ &+ OU1 NO4 O5 O6 \quad (16, 17) \\ &+ OU7 NO4 O5 O6 \quad (76, 77) \\ &+ OU2 NO4 O5 O6 \quad (26, 27) \\ &+ OU7 O4 \quad (78 through 7F) \\ &+ O1 NO3 NO4 NO5 \quad (40 through 43, 60 through 63) \\ &+ OU0 NO4 NO5 NFALCF \quad (00, 01, 03) \\ &+ OU5 OL9 \quad (59) \\ &+ OL4 O3 NFABYTE \quad (14, 34, 54) \\ &+ FAILL/1 \\ FAILL/1 &= O4 O5 O1 O3 \quad (5C through 5F, 7C through 7F) \\ &+ O4 O5 NO3 NO6 NO1 \quad (0C, 0D, 2C, 2D) \end{aligned}$$

When a trap is caused by attempted execution of an illegal instruction, the trap accumulator register is set to 1000 by setting TRACCI.

$$S/TRACCI = FAILL PRETR NTRAP NSTRAP + \dots$$

$$(R/TRACCI-R/TRACC4) = (R/TR) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 0.

$$(R/TR28-R/TR31) = (R/TRACC) = (S/TRAP) + \dots$$

Therefore, attempted execution of an illegal instruction causes a trap to location X'40' with a code of 1000.

Privileged Instructions. Privileged instructions can be implemented only by a CPU operating in the master mode, as indicated by flip-flop NMASTER. If this flip-flop, which is part of the program status doubleword (PSD), is set, privileged instructions cannot be implemented, but cause a trap to location X'40' at the time of instruction decoding.

$$(S/TRAP) = FAPRIV NMASTER PRETR NINTRAP + \dots$$

$$FAPRIV = 04 05 NO3$$

$$S/PRETR = NANLZ PRE1$$

$$R/PRETR = \dots$$

$$S/NMASTER = S8 PSW1XS \text{ (Load bit 8 of PSD)}$$

$$R/NMASTER = PSW1XS$$

The privileged instructions are LPSD, XPSD, WAIT, LRP, SIO, TIO, TDV, HIO, RD, WD, AIO, and MMC.

When a trap is caused by attempted execution of a privileged instruction by a CPU operating in the slave mode, the trap accumulator register is set to 0100 by setting TRACC3.

$$S/TRACC3 = FAPRIV NMASTER PRETR NTRAP NSTRAP + \dots$$

$$(R/TRACCI-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 0.

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$$

Therefore, a privileged instruction trap causes a trap to location X'40' with a code of 0100.

Unimplemented Instructions. Unimplemented instructions consist of all floating point instructions. If the floating point option is not included in the CPU, any floating point opcode generates an (S/TRAP) signal and causes a trap to location X'41' at the time of instruction decode.

$$(S/TRAP) = FANIMP PRETR$$

$$FANIMP = NO1 03 04 05 NFPOPTION$$

$$NFPOPTION = \text{Floating-point option not installed}$$

The floating point opcodes are FSL, FAL, FDL, FML, FSS, FAS, FDS, and FMS.

When a trap is caused by an unimplemented instruction, the trap accumulator register is cleared.

$$(R/TRACCI-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 0001 by setting TR31.

$$S/TR31 = NSTRAP (S/TR31)$$

$$(S/TR31) = FANIMP + \dots$$

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$$

Therefore, an unimplemented instruction trap causes a trap to location X'41' with a code of 0000.

Fixed Point Overflow Instructions. Fixed point overflow can occur for the LCW, LAW, LCD, LAD, AI, AH, AW, AD, SH, SW, SD, DH, DW, AWM, MTH, and MTW instructions. Except for the DH and DW instructions, execution is allowed to proceed to completion. For DH and DW, the instruction execution is aborted without changing any register. If the trap mask (AM) is a one, the CPU traps to location X'43' instead of executing the next instruction in sequence.

$$(S/TRAP) = ENDE AM CC2 OVERIND + \dots$$

$$S/AM = S11 PSW1XS \text{ (Set when PSD stored)}$$

$$R/AM = PSW1XS$$

$$S/CC2 = (S15 + S16) PROBOVER/H$$

$$+ (S00 + S0) PROBOVER$$

$$+ FADIV PH4 + \dots$$

$$R/CC2 = \text{(After exit from trap)}$$

$$OVERIND = FADIV + OVERIND/1$$

$$FADIV = FUDW NR31 + FADIVH (DW, DH)$$

$$S/OVERIND/1 = PROBOVER + PROBOVER/H$$

$$R/OVERIND/1 = CLEAR$$

$$PROBOVER/H = FAMT PH2 NINTRAP OU5$$

$$\text{(MTW, MTH)}$$

$$PROBOVER = FUAWM (PH1 + PH3) (AWM)$$

$$+ FALOAD/C (PH1 + PH3) NO1$$

$$\text{(LCD, LCW)}$$

$$+ FALOAD/A PH4 (LAD, LAW)$$

$$+ FALOAD/A PH2 NO1$$

$$+ FAARITH (PH1 + PH3) (AD, AI, AW,$$

$$\text{AH, SD, SW, SH)}$$

$$+ FAMT PH2 NINTRAP (MTW, MTH,$$

$$\text{MTB})$$

An overflow resulting from a division instruction is detected before the instruction is executed; therefore, the divide instruction which would cause an overflow is aborted. An addition with the addend and augend having like signs, or a subtraction with a minuend and subtrahend having unlike signs, can cause an overflow.

When a trap is caused by a fixed point overflow fault, the trap accumulator register is cleared.

$$(R/TRACCI-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 3 by setting TR30 and TR31.

$$\begin{aligned} S/TR30 &= NSTRAP (S/TR30) + \dots \\ (S/TR30) &= OVERIND PH10 AM CC2 + \dots \\ S/TR31 &= NSTRAP (S/TR31) + \dots \\ (S/TR31) &= OVERIND PH10 AM CC2 + \dots \\ (R/TR28-R/TR31) &= (R/TR) = (S/TRAP) + \dots \end{aligned}$$

Therefore, a fixed point overflow fault causes a trap to location X'43' with a code of 0000.

Memory Write-Protection Violation. A memory protection violation occurs when any instruction attempts to alter write-protected memory and the correct write key is non-zero and does not match the write lock for the memory page. When a memory protection violation occurs, the CPU aborts execution of the current instruction (without changing protected memory) and traps to location X'40'. The trap occurs before memory access.

$$\begin{aligned} (S/TRAP) &= ABO + \dots \\ ABO &= ABO/1 ABO/2 \\ ABO/1 &= [(S/ABO/1) ABOT + \dots] NCROSSADD \\ (S/ABO/1) &= MBXS NPCPACT NIOACT NINTRAP \\ &\quad N(FAIO PH3) \\ ABOT &= DL2/110 \\ ABO/2 &= (LCK0 WK1 + LCK1 WK0) \\ &\quad N(LCK0 LCK1 WK0 WK1) \end{aligned}$$

When a trap is caused by a memory write-protection violation, the trap accumulator register is set to 0001 by setting TRACC4.

$$\begin{aligned} S/TRACC4 &= NTRAP NSTRAP ABO + \dots \\ (R/TRACC1-R/TRACC4) &= (R/TRACC) = (S/TRAP) \\ &\quad + \dots \end{aligned}$$

The least significant hexadecimal digit is set to 0.

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$$

Therefore, a memory write-protection violation causes a trap to location X'40' with a code of 0001.

WATCHDOG TIMER. The watchdog timer (WDT) ensures that the CPU must periodically reach interruptible points of operation in the execution of instructions. An interruptible point is a time during the execution of a program when an interrupt request (if present) would be acknowledged. Interruptible points occur at the end of every instruction and during the execution of some instructions. The WDT measures elapsed time from the last interruptible point. If the maximum allowable time has been reached before the next time that an interrupt could be recognized, the current instruction is aborted and the WDT runout trap is activated. Except for a nonexistent address used with

RD or WD, programs trapped by the WDT cannot (in general) be continued. After a WDT runout, the CPU traps to location X'46'.

WDT signal STRAP is controlled by a binary counter and control flip-flops.

$$STRAP = WDTA WDTRAC CEINT + \dots$$

In the 6-bit binary counter, WCT1 represents the most significant bit, and WCT6 represents the least significant bit. The counter is advanced by the 1-MHz clock signal (1MC).

When a trap is caused by watchdog timer runout, all flip-flops of the trap accumulator register are reset.

$$(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 6 by setting TR29 and TR30.

$$\begin{aligned} S/TR29 &= STRAP + \dots \\ S/TR30 &= STRAP + \dots \\ (R/TR28-R/TR31) &= (S/TRAP) + \dots \end{aligned}$$

Therefore, a watchdog timer runout trap causes a trap to location X'46' with a code of 0000.

3-30 Interrupts

GENERAL. The interrupt system provides for a maximum of 237 interrupt levels, of which 13 are internal and 224 are external. The 13 internal interrupt levels include seven standard features (two count-pulse interrupts, a memory parity interrupt, two counter-equals-zero interrupts, an input/output interrupt, and a control panel interrupt) and six optional features (the power-on interrupt, the power-off interrupt, two additional count-pulse interrupts, and two additional counter-equals-zero interrupts). The 224 external interrupts are divided into 14 groups of 16 interrupt levels each. Chassis wiring in the CPU divides the internal interrupts into the override group, the counter-equals-zero group, and the input/output group. The override group has priority over all interrupt groups. The priority sequence of all other groups is optional, as described in the Sigma 5 Computer Reference Manual under the Interrupt System heading.

Interrupt Control. Interrupt operations are controlled by logic and by programming. Each of the 237 interrupt levels is assigned a unique memory location to which the CPU branches when the interrupt level is acknowledged. The contents of the memory location are transferred to the CPU. The interrupt location must contain one of the following instructions: modify and test byte (MTB), modify and test halfword (MTH), modify and test word (MTW), or exchange program status doubleword (XPSD). The MTB, MTH, and MTW instructions are single instruction interrupts. The

XPSD instruction transfers control of the CPU to a service routine stored in memory. The service routine must end with a load program status doubleword instruction (LPSD).

Operation of groups of interrupt levels is controlled by the program status doubleword. If bit 37 is a one, CIF is set, and the count-equals-zero interrupts are inhibited. If bit 38 is a one, II is set, and the input/output interrupts are inhibited. If bit 39 is a one, EI is set, and all external interrupt groups are inhibited. The power-on and power-off interrupts, if installed, are always enabled and armed, and cannot be inhibited. The override interrupts also cannot be inhibited.

The address of the memory location associated with each interrupt level is controlled by signals which indicate that an interrupt level is waiting, enabled, and has priority over other interrupt levels.

Interrupt Levels. Each of the 237 interrupt levels includes an interrupt circuit consisting of three flip-flops. The state of the interrupt circuit indicates the status of the interrupt level. A circuit which is disarmed is effectively removed from the interrupt system. A circuit which is armed is

transferred to the waiting state when an event or condition associated with the circuit is detected. (The event or condition may be a power failure, a programmed count sequence, or a control panel operation, as typical examples.) If a circuit in the waiting state is enabled, it causes an interrupt operation to begin when that interrupt level has priority. Priority is established by a combination of signals generated by interrupt circuits and by system cabling. Priority is also controlled by bits 37, 38, and 39 of a program status doubleword (PSD), which in turn are controlled by write direct instructions. An interrupt circuit may be enabled only by a write direct instruction, or by an XPSD or LPSD instruction. When an enabled circuit in the waiting state is acknowledged, it is transferred to the active state. Any number of interrupt circuits may be in the waiting and enabled state, but only one may be in the active state at any one time.

Interrupt Sequence. The interrupt system permits the interruption. Interrupt operations are controlled by interrupt/trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as sum-operation is usually later resumed from the point of interruption. Interrupt operations are controlled by interrupt/trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as summarized in table 3-11 and illustrated in figure 3-53.

Table 3-11. Interrupt Sequence

Phase	Function Performed	Signals Involved	Comments
Pre-liminary	Set flip-flop INT	S/INT = INT9 R/INT = ...	Flip-flop INT set when an interrupt circuit is waiting, enabled, and has priority
	Enable signal IEN	IEN = KRUN PH10 NIOSC NDCSTOP	IEN can be true only at end of execution (PH10)
	Set flip-flops INTRAP, INTRAP1, and INTRAP2 to establish interrupt condition	S/INTRAP = (S/INTRAP) NRESET	True (S/INTRAP) signal sets three flip-flops when interrupt enabled (INT IEN). Flip-flop TRAP remains in reset state to distinguish interrupt and trap
		(S/INTRAP) = INT IEN NINTRAP + ...	
		R/INTRAP = (R/TRAP) + FAMT PH9	
		(R/TRAP) = FAPSD PH5 + RESET	
		S/INTRAP1 = (S/INTRAP) NRESET	
		R/INTRAP1 = RESET + NINTRAP2	
	Inhibit reset of flip-flop NPRES	S/INTRAP2 = (S/INTRAP2) NRESET	Entry into PREP phase of subsequent instruction inhibited by true (S/INTRAP) signal
		(S/INTRAP2) = (S/INTRAP) + INTRAP1 NINTRAP2	
R/INTRAP2 = ...			
S/NPRE1 = N(S/PRE1)			
	(S/PRE1) = PREIEN PH10 + ...		
	NPRESIEN = (S/INTRAP) + ...		
	R/NPRE1 = ...		

(Continued)

Table 3-11. Interrupt Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
Pre-liminary (Cont.)	Enable CLEAR signal	CLEAR = (S/INTRAP) + ...	Clear selected flip-flops	
INTRAP1 INTRAP2	Set flip-flop CEINT (P15-P31) → (B15-B31)	S/CEINT = INTRAP1 INTRAP2 NTRAP + ... R/CEINT = ... Bn = Pn BXP + ... BXP = BXPI + ... BXP/1 = INTRAP1 BRP + ...	Inhibits CPU clock during next phase, until action response from interrupt circuits Next instruction in program sequence	
	Reset flip-flop BRP	R/BRP = INTRAP1 + ...		Indicate next instruction in sequence is in B-register
	Reset flip-flop INTRAP2	R/INTRAP2 = ...		
	INTRAP1	Sustain B15	S/B15 = (S/B15) + ... (S/B15) = B15 NBRP INTRAP1 + ...	Prevent reset of B15 if set
Inhibit CPU clock until ARE (INT0-INT8) → (P23-P31)		R/B15 = INTRAP1 + ... CLEN = NCEINT + CEINT ARE + ... ARE = AIE1 IMC + ... PXINT = INTRAP1 NINTRAP2 NTRAP + ... PX = INTRAP1 NINTRAP2 + ...	ARE controlled by interrupt sequence Clear P-register and store interrupt address	
Set flip-flop MRQ		S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = INTRAP1 NINTRAP2 + ... R/MRQ = ...		Request for core memory cycle
Set flip-flop DRQ		S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Data request, inhibiting transmission of another clock until data release	
Reset flip-flop CEINT		R/CEINT = ...		Enable CPU clock
Reset flip-flop INTRAP1		R/INTRAP1 = NINTRAP2		
Set flip-flop INTRAP2		S/INTRAP2 = INTRAP1 NINTRAP2 + ...		
INTRAP2		(MB0-MB31) → (C0-C31)	CXMB = DG	Extract addressed word and store for execution of instruction (MTB, MTH, MTW, or XPSD)
		(C0-C31) → (D0-D31)	(S/SXD) = NINTRAP1 INTRAP2	
		(C0-C7) → (O0-O7)	DXC = INTRAP2 + ...	
	C10 → R30 C11 → R31	OXC = NINTRAP1 INTRAP2 + ... RXC = NINTRAP1 INTRAP2 + ...		

(Continued)

Table 3-11. Interrupt Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
I N T R A P 2 (Cont.)	Reset flip-flop NPRE1	S/NPRE1 = N(S/PRE1) + ... (S/PRE1) = NINTRAP1 INTRAP2 + ...	Enable entry into PREP phase
	Reset flip-flop INTRAP2	R/NPRE1 = ... R/INTRAP2 = ...	
	If instruction is modify and test, reset INTRAP during phase 9	R/INTRAP = FAMT PH9 + ...	Enable interrupt level
	If count reduced to zero, CNTZREQ during phase 2	CNTZREQ = S0031Z FAMT PH2 INTRAP	
	If instruction is XPSD, execute service routine, terminate with LPSD unless service routine interrupted	R/INTRAP = FAPSD PH5 + ...	
	Trap sequence ended		

The interrupt/trap phase flip-flops are clocked by CPU ac signals; however, actual control of the phases is in the interrupt circuits, which are clocked by a 1-MHz clock from the CPU. Synchronization of the clocks is done by disabling the CPU clock until a 1-MHz clock is received from the interrupt chassis. During the interrupt phases, the next instruction address is stored and the interrupt address associated with the interrupt in progress is received by the CPU for memory access. The general sequence of operations for an interrupt is illustrated in figure 3-54.

The program is executed in normal sequence until an interrupt is detected. A signal generated by the interrupt circuits is sampled at the end of each instruction, during iterated sequences, and during execution of a move to memory control instruction. If any interrupt circuit is


waiting and enabled, is not inhibited, and has priority an interrupt sequence begins.

The contents of the P-register, which contains the address of the next program instruction in normal sequence, are stored in the B-register. The code from interrupt signals INTO through INT8, which is the address of the memory location associated with the interrupt, are stored in the P-register. The CPU then accesses that location in memory, transfers the contents to the C-register, and stores the data in the D-, O-, and R-registers. If the contents of the memory location are not an XPSD, MTB, MTH, or MTW instruction, a program error has occurred, and subsequent operations are meaningless.




901172A, 3501

Figure 3-53. Interrupt Phases



901172A.3502

Figure 3-54. Interrupt Sequence, Flow Diagram



901172A, 3503

Figure 3-55. Power-On and Power-Off Interrupt Circuits, Cycle of Operation

After the XPSD instruction in the interrupt location has been executed, the associated service routine is followed, and the interrupt circuit returns to the armed state.

- R/IS1 = NISNIPO NIP1 IBO
- IBO = AIB LEVACT
- LEVACT = FAPSD PH5 NO7 R30
- S/IP1 = IS1 NISNIPO IBO

Signal AIB is a timing signal generated during the interrupt sequence. Signal LEVACT is generated by an LPSD signal in the service routine.

When power is applied, signal PON is true, and interrupt circuit 0 goes through a similar sequence of operations.

- S/IPO = ISO IBO + RESET
- R/IPO = RO IEO
- RO = INO IPO ISO
- S/ISO = IPO PON
- R/ISO = NIPO IBO + RESET

If a modify and test instruction is accessed, the instruction is executed, and the modified contents of the addressed location are sampled. If the count is not zero, the CPU returns to the program. If the count is zero, an additional interrupt circuit may be placed in the waiting state (not the circuit which caused the interrupt sequence to start). If the circuit now placed in the waiting state is enabled and has priority, the CPU will begin a new interrupt cycle. If the interrupt circuit is not enabled or does not have priority, the CPU returns to the program.

If an XPSD instruction is accessed, the instruction is executed and the CPU is controlled by a service routine stored in memory. This service routine may itself be interrupted at the end of any instruction in the routine. If the service routine is not interrupted, it is terminated by an LPSD instruction. When the LPSD instruction is executed, the interrupt circuit which caused the interrupt sequence to start is transferred from the active state to either the armed or the disarmed state. If a new interrupt circuit is waiting and enabled and has priority, a new interrupt sequence is begun; otherwise, the CPU returns to the program.

INTERRUPT CIRCUITS. Each interrupt level is controlled by an interrupt circuit which establishes the state of interrupt level and generates signals which control priority of each level. Each interrupt circuit consists of three flip-flops - IS_n, IP_n, IN_n (n = 0, 1, 2, ... 15). The five significant states of an interrupt circuit and the conditions established for the level are summarized in table 3-12.

Power Fail-Safe Interrupts. Interrupt levels 0 and 1 are the power-on and power-off interrupts, which are controlled by optional equipment. These circuits have the highest priority level, and are always enabled. The cycle of operation for the power fail-safe interrupts is illustrated in figure 3-55.

These interrupt levels are always enabled because the inputs to IN_n flip-flops are hardwired.

$$\begin{aligned} S/IN0 &= \dots \\ R/IN0 &= GND \\ S/IN1 &= \dots \\ R/IN1 &= GND \end{aligned}$$

They are placed in the armed state by a reset signal, and are normally in the armed and enabled state.

$$\begin{aligned} S/IP0 &= RESET + \dots \\ R/IS0 &= RESET + \dots \\ S/IP1 &= RESET + \dots \\ R/IS1 &= RESET + \dots \end{aligned}$$

When power fails, signal IOFF is true, and interrupt level 1 is placed in the waiting and enabled state.

$$S/IS1 = IP1 \text{ IOFF}$$

Table 3-12. Significant States of Interrupt Circuit

FLIP-FLOPS			STATE
IS _n	IP _n	IN _n *	
(n = 0, 1, 2, ... 15)			
0	0	X	Disarmed. Circuit effectively removed from interrupt system. Interrupt signal neither accepted nor remembered. Change of state only by program intervention
0	1	X	Armed. Can accept and remember interrupt signal. Advances to waiting state when interrupt signal is recognized
1	1	0	Waiting and disabled. Cannot advance to active state. Requires program intervention to be enabled
1	1	1	Waiting and enabled. Can advance to active state if interrupt circuit has highest priority
1	0	1	Active or waiting. The highest priority circuit in this state will become active when accepted as an interrupt by the CPU. Other circuits in this state wait for acceptance in priority sequence
*Power fail-safe interrupt circuits (0 and 1) are always enabled, so that state of flip-flops is XX1 at all times (IN _n set).			

An interrupt sequence takes place, during which the interrupt level is placed in the active state.

$$\begin{aligned} R/IP1 &= REIP1 \text{ IEO} \\ REIP1 &= IN1 \text{ IP1 IS1 NISIN0 NISNIPO} \\ NISIN0 &= NIS0 + NIN0 \\ NISNIPO &= N(IS0 \text{ NIPO}) = NIS0 + IPO \\ IEO &= AIE1 \text{ ENOVRD} \\ ENOVRD &= R01 + \dots \\ R01 &= REIP1 + \dots \end{aligned}$$

Signals NISIN0 and NISNIPO are priority signals that prevent a change of state if the higher priority 0 level is waiting and enabled, or active. Signal ENOVRD initiates the interrupt sequence. Signal AIE1 is a timing signal generated during an interrupt sequence. All interrupt circuits are clocked by the 1-MHz signal (1MCS).

Because interrupt level 0 has the highest priority of all interrupts, no priority signals such as NISNIPO or NISINO are required. Signal ENOVRD is enabled by signal R0.

$$\text{ENOVRD} = \text{R01} + \dots$$

$$\text{R01} = \text{R0} + \dots$$

Count-Pulse Interrupts. Interrupt levels 2 through 5 are count-pulse interrupts, two of which are standard and two of which are optional. The feature of an interrupt circuit that distinguishes its function is the input that enables the change of state from armed to waiting (01X to 11X). For the count-pulse interrupts, the signals are CPUL1 through CPUL4.

$$\text{S/IS2} = \text{IP2 CPUL1} + \dots$$

$$\text{S/IS3} = \text{IP3 CPUL2} + \dots$$

$$\text{S/IS4} = \text{IP4 CPUL3} + \dots$$

$$\text{S/IS5} = \text{IP5 CPUL4} + \dots$$

These signals are generated by flip-flops of the real-time counters, which are direct reset after the transfer from the armed state (01X) to the waiting state (11X).

$$\text{E/CPUL1} = \text{IS2}$$

$$\text{E/CPUL2} = \text{IS3}$$

$$\text{E/CPUL3} = \text{IS4}$$

$$\text{E/CPUL4} = \text{IS5}$$

The inputs to interrupt circuit 2 are typical of interrupt circuits 2 through 15.

$$\text{S/IN2} = \text{DAT16 AEENLE}$$

$$\text{R/IN2} = \text{DAT16 ADBDB} + \text{REN}$$

$$\text{S/IP2} = \text{IS2 NISNIPI ARMOVD} \\ + \text{DAT16 AEADB}$$

$$\text{NISNIPI} = \text{NIS1 NISNIPO} + \text{IP1 NISNIPO}$$

$$\text{ARMOVD} = \text{IBO LEVARM}$$

$$\text{LEVARM} = \text{LEVACT N(FAPSD PH5 NR31)}$$

$$\text{R/IP2} = \text{R2 IEO} + \text{DAT16 DARM}$$

$$\text{R2} = \text{IS2 IP2 IN2 NISIN1}$$

$$\text{NISIN1} = \text{NIS1 NISINO NISNIPO} \\ + \text{NIN1 NISINO NISNIPO}$$

$$\text{S/IS2} = \text{IP2 CPUL1} + \text{DAT16 IP2 TRIG}$$

$$\text{R/IS2} = \text{NIP2 NISNIPI IBO} + \text{DAT16 DARM}$$

Signals associated with DAT16 are controlled by a write direct instruction. Therefore, the circuit can be enabled (placed in state XX1) only during a WD instruction. The circuit is also initially placed in the armed state (010 or 011) by a WD instruction.

Signals NISNIPI, NISNIPO, NISINO, and NISIN1 are priority signals that prevent changes of state when higher priority circuits are active, or waiting and enabled. Signals such as this are generated at all levels, making it possible for only one interrupt circuit to transfer to the active state (101) at any time. More than one interrupt circuit can be in the active state, if a higher priority interrupt circuit goes active during a subroutine for a lower priority interrupt circuit. Several interrupt circuits may be in the waiting and enabled state (111) at one time. However, only the circuit having the highest priority can be transferred to the active state (111 to 101).

Signals IEO, IBO, and ARMOVD are generated during the interrupt sequence for the override interrupts. Corresponding signals for the counter-equals-zero interrupts are IEC, IBC, and ARMCNTR. Corresponding signals for the input/output interrupts are IEI, IBI, and ARMIO.

The normal sequence of operations for an interrupt circuit begins when the circuit is armed (placed in state 01X). When the triggering signal is true, the circuit is placed in the waiting state (11X).

$$\text{S/IS2} = \text{IP2 CPUL1} + \dots$$

When the circuit is enabled and waiting, and has highest priority, it initiates an interrupt sequence and is transferred to the active state (101).

$$\text{R/IP2} = \text{R2 IEO} + \dots$$

While the interrupt circuit is in the active state, the instruction stored in the associated memory location is executed. After all operations associated with the interrupt have been completed, the interrupt circuit leaves the active state (101 to 011 or 001). (The circuit cannot be disabled by an interrupt sequence.)

$$\text{S/IP2} = \text{IS2 NISNIPI ARMOVD} + \dots$$

$$\text{R/IS2} = \text{NIP2 NISNIPI IBO} + \dots$$

$$\text{ARMOVD} = \text{IBO LEVARM}$$

Signal IBO will always be true at the end of the interrupt sequence, causing a transfer from state 101 to state 0X1. If signal LEVARM is also true at the end of the active state, the transfer is from state 101 to 011; if LEVARM is false, the transfer is from state 101 to 001.

Memory Parity Interrupt. Interrupt circuit 6 is transferred from the armed state to the waiting state (01X to 11X) if flip-flop PEINT is set, indicating parity error.

$$\text{S/IS6} = \text{IP6 PEINT} + \dots$$

Flip-flop PEINT is reset after the interrupt circuit exits from the active state.

$$\text{R/PEINT} = (\text{R/PEINT}/2) + \dots$$

$$(\text{R/PEINT}/2) = \text{IN6 NIS6}$$

Counter-Equals-Zero Interrupts. Interrupt circuits 8, 9, 10, and 11 are controlled by interrupt circuits 2, 3, 4, and 5, respectively.

S/IS8 = IP8 SR8
 SR8 = CNTZREQ ISNIP2
 CNTZREQ = FAMT PH2 INTRAP S0031Z
 ISNIP2 = IS2 NIP2
 S/IS9 = IP9 SR9
 SR9 = CNTZREQ IS3 NIP3
 S/IS10 = IP10 SR10
 SR10 = CNTZREQ ISNIP4
 ISNIP4 = IS4 NIP4
 S/IS11 = IP11 SR11
 SR11 = CNTZREQ IS5 NIP5

Whenever one of the count-pulse interrupt circuits is in the active state (101) and the count has been reduced to zero (S0031Z) one of the counter-equals-zero interrupt circuits is placed in the waiting state (01X to 11X).

Input-Output Interrupt. Interrupt circuit 12 is placed in the waiting state (11X) by an IOP interrupt request signal.

S/IS12 = IP12 IR

Control Panel Interrupt. Interrupt circuit 13 is placed in the waiting state (11X) by a control panel switch interlocked with a flip-flop.

S/IS13 = IP13 SR13
 SR13 = KINTRP NCNLK
 S/CNLK = IS13
 R/CNLK = NKINTRP/B
 C/CNLK = N1MCS

PRIORITY SIGNALS. Signals generated by interrupt circuits are interconnected in order to control priority of interrupt levels. Interrupt levels 0 through 7 have the highest priority. Counter-equals-zero interrupts, input/output interrupts, and external interrupts in groups of 16 may be connected in any priority sequence at the option of the user. Signals external to the CPU control all priority assignments after interrupt level 7.

The priority signals permit only one interrupt circuit in the waiting and enabled state (111) to be transferred to the active or waiting state (101) on a particular interrupt clock. More than one interrupt circuit may be in the active or waiting state at a given time. For example, if a high-priority interrupt circuit is transferred to the active or waiting state while a low-priority interrupt circuit is active, the high-priority circuit will override the low-priority circuit. While the high-priority circuit is active, the low-priority circuit previously active will be dormant until the high-priority circuit has completed its operation. The

low-priority circuit, having remained in the active or waiting state (101), then resumes operation.

Interrupt Circuit Priority Signals. Associated with each interrupt circuit are priority signals. Typical signals for even-numbered circuits are:

R10 = IN10 IP10 IS10 NISIN9
 NISIN10 = N(IS10 IN10)
 NISNIP10 = N(IS10 NIP10)

Thus, R10 can be true only if interrupt circuit 10 is waiting and enabled and if no high priority interrupt in that group is waiting or active. Signal NISIN10 is true only if circuit 10 is not active, and not waiting and enabled, and NISNIP10 is true only if circuit 10 is not active.

Typical signals for odd-numbered circuits are:

REIP11 = IN11 IP11 IS11 NISIN10 NISNIP10
 NISIN9
 NISIN11 = NIS11 NISIN10 NISNIP10 NISIN9
 + NIN11 NISIN10 NISNIP10 NISIN9
 NISNIP11 = NIS11 NISNIP10 NISNIP9
 + IP11 NISNIP10 NISNIP9

Thus, REIP11 can be true only if interrupt circuit 11 is waiting and enabled and no higher priority interrupt in that group is waiting or active. Signal NISIN11 can be true only if interrupt circuit 11 is not active, and not waiting and enabled and no higher priority interrupt in that group is waiting or active. In addition, signals NISIN10 NISNIP10 prevent REIP11 or NISIN11 from being true unless interrupt circuit 10 is not active, and not waiting and enabled. Signal NISNIP11 can be true only if interrupt circuit 11 is not active and interrupt circuit 10 is not active.

Signals NISIN9 and NISNIP9 are controlled by all interrupt circuits from 0 through 9. Similar signals are generated at all levels of interrupts.

Signals generated by odd-numbered circuits and even-numbered circuits are combined into such signals as:

R1011 = R10 + REIP11

Signal R1011 will be true if either circuit 10 or circuit 11 is waiting and enabled, and no higher priority circuit is waiting and enabled.

Priority Chain Signals. An interrupt sequence is initiated after signal INT9 is true, enabling flip-flop INT to be set. Signal INT9 is controlled by inputs from all interrupt circuits, including external interrupts.

INT9 = ENOVRD + ENCINTR + ENIO + ...

Signal ENOVRD is true if any of the first eight interrupt circuits is waiting and enabled.

ENOVRD = R01 + R23 + R45 + R67
 R01 = R0 + REIP1 (typical)

More than one interrupt circuit may be waiting and enabled; however, only one can generate a true Rx signal or REIPy signal.

Signal ENCINTR is true if any of interrupt circuits 8 through 11 is waiting and enabled (R89 + R1011), provided the group is not inhibited by the program status doubleword (NCIF), and no higher priority group is waiting and enabled.

ENCINTR = NCIF NHRQBZC (R89 + R1011)
 HRQBZC = /HRQBZC/ = RQBZO
 NRQBZO = NENVRD NISNIP7 NIEO

Signal HRQBZC goes outside the CPU to provide for the option of external interrupts with higher priority than the counter-equals-zero interrupt group or the input/output interrupt group. Signal NISNIP7 is generated by interrupt circuit 7. Signal NIEO is generated during an operation sequence.

Signal ENIO is true if any of interrupt circuits 12 through 15 is waiting and enabled (R1213 + R1415), provided the group is not inhibited by the program status doubleword (NII), and no higher priority group is waiting and enabled.

ENIO = NII NHRQBZI (R1213 + R1415)
 HRQBZI = /HRQBZI/ = RQBZC
 NRQBZC = NENCNTR NHRQBZC NISNIP11 NIEC

Signal LINREQ is generated in external equipment when an external interrupt is waiting and enabled, and starts an interrupt sequence if no write direct instruction in the interrupt mode (0001) is active. The NEWDM term is required because /DATm/ lines are shared between trigger arm, enable data on output during a write direct instruction, and memory address data on input during interrupt operations.

INT9 = LINREQ NEWDM + ...
 LINREQ = /DAT25/
 EWDM = NB16 NB17 NB18 B19 DIOWD

Group Control. Priority signals generated by the interrupt circuits also control signals which cause changes of state in the interrupt circuits during an interrupt sequence. These signals permit only one group of interrupts to be controlled at any time. The family of IEx signals cause a change of state from waiting and enabled (111) to active (101).

IEO = AIE1 ENOVRD
 IEC = AIE1 ENCINTR
 IEI = AIE1 ENIO

The family of IBx signals remove an interrupt circuit from the active state.

IBO = AIB LEVACT
 IBC = AIB LEVACT NHBZC
 HBZC = /HBZC/ = BZO

BZO = ISNIP7
 IBI = AIB LEVACT NHBZI
 HBZI = /HBZI/ = BZC
 BZC = N(NHBZC NISNIP11)
 BZI = N(NHBZI NISNIP15)

The family of ARMx signals cause a change of state from active to armed (011).

ARMOVD = IBO LEVARM
 ARMCTR = IBC LEVARM
 ARMIO = IBI LEVARM

Signals AIE1, AIB, LEVACT, and LEVARM are generated during an interrupt sequence. If the LEVARM signal is false, the interrupt circuit will be left in the disarmed state (001) after transfer from the active state. Signal BZI enables external interrupts to be controlled.

Memory Address Control. Signals INTO through INT8 retain a code addressing the memory location associated with an interrupt level. This code, which is transferred to the P-register during the interrupt sequence, is established by priority signals generated in the interrupt circuits.

Signals INTO, INT1, and INT3 are false for any internal interrupt level. Signals INT2 and INT4 are true for any internal interrupt level.

INT2 = ENOVRD + ENCINTR + ENIO + ...
 INT4 = ENOVRD + ENCINTR + ENIO + ...

Thus signals INTO through INT8 hold the code 0 0101 XXXX for any internal interrupt level.

Signals INT5 through INT8 hold a code dependent upon the internal interrupt level enabled.

INT5 = ENCINTR + ENIO + ...
 INT6 = OVLN6 ENOVRD + ENIO + ...
 OVLN6 = R45 + R67
 INT7 = OVLN7 ENOVRD + CNLN7 ENCINTR + IOLN7 ENIO + ...
 OVLN7 = R23 + R67
 CNLN7 = R1011
 IOLN7 = R1415
 INT8 = OVLN8 ENOVRD + CNLN8 ENCINTR + IOLN8 ENIO + ...
 OVLN8 = REIP1 + REIP3 + REIP5 + REIP7
 CNLN8 = R911
 IOLN8 = REIP13 + REIP15

Although more than one circuit may be waiting and enabled at a time, only one of the Rx or REIPy signals associated with the internal interrupt circuits can be true at any time. The last four bits of the code held by signals INTO through INT8 will be any of 0000 through 1111, depending upon the interrupt circuit which controls the interrupt. Therefore, the address code for an internal interrupt will be any value between 0 0101 0000 and 0 0101 1111 (hexadecimal 050 through 05F).

SERVICE ROUTINE SEQUENCE. A timing diagram for an interrupt operation which transfers control to a stored service routine is illustrated in figure 3-56.

When an interrupt circuit is waiting and enabled, INT is set.

$$S/INT = INT9 = ENOVRD + ENCNT + ENIO + LINREQ + NEWDM$$

The three interrupt flip-flops are then set at the end of phase 10 of a program instruction.

$$S/INTRAP = (S/INTRAP) NRESET$$

$$(S/INTRAP) = INT IEN NINTRAP$$

$$IEN = KRUN PH10 NIOSC NDCSTOP$$

$$S/INTRAP1 = (S/INTRAP) NRESET$$

$$S/INTRAP2 = (S/INTRAP2) NRESET$$

$$(S/INTRAP2) = (S/INTRAP) + \dots$$

At the following CPU clock, CEINT is set and INTRAP2 is reset.

$$S/CEINT = INTRAP1 INTRAP2 NTRAP + \dots$$

$$R/INTRAP2 = \dots$$


The CPU clock is inhibited until signal ARE is true, and signal PXINT is true to enable transfer of address data to the P-register.

$$CLEN = NCEINT + CEINT ARE + \dots$$

$$ARE = AIE1 IMC$$

$$PXINT = INTRAP1 NINTRAP2 NTRAP$$

Signal ARE is controlled by the 1-MHz clock and prevents changes of state in the interrupt circuit by inhibiting gated clock signal GCLK.



901172A. 3504

Figure 3-56. Service Routine, Timing Diagram

S/AIB = (S/AIB) NAIB
 (S/AIB) = PXINT NAIE1 + ...
 R/AIB = ...
 C/AIB = N1MCS
 S/AIE1 = AIB PXINT
 R/AIE1 = ...
 C/AIE1 = N1MCS
 GCLK = 1MC (NAIB + NPXINT)

While signal AIE1 is true, a true IEO, IEC, or IEI signal causes the interrupt circuit to transfer from waiting and enabled (111) to active (101).

R/IPn = Rn IEx + ... (typical)
 IEO = AIE1 ENOVRD
 IEC = AIE1 ENCNTR
 IEI = AIE1 ENIO

If the interrupt logic is servicing an external interrupt, signal DAT26 is generated to enable the change of state in the external circuit.

DAT26 = AIE1 + ...

After signal ARE is true, a CPU clock is generated, resetting INTRAP1, setting INTRAP2, and resetting CEINT.

R/INTRAP1 = NINTRAP2
 S/INTRAP2 = INTRAP1 NINTRAP2 + ...
 R/CEINT = ...

At this time, the XPSD instruction in the assigned memory location is extracted from memory and executed. The service routine addressed by the XPSD instruction may itself be interrupted. A service routine which is not interrupted is terminated by an LPSD instruction which sets CEINT at exit from phase 4 and causes LEVACT to be true during phase 5.

S/CEINT = FAPSD PH4 NO7 R30 + ...
 LEVACT = FAPSD PH5 NO7 R30 + ...

The CPU clock is inhibited until signal ARE is true.

CLEN = NCEINT + CEINT ARE + ...
 ARE = AIE2 1MC + ...
 S/AIB = (S/AIB) NAIB
 (S/AIB) = LEVACT NAIE2 + ...
 R/AIB = ...
 C/AIB = N1MCS
 S/AIE2 = AIB LEVACT
 R/AIE2 = ...
 C/AIE2 = N1MCS

As the interrupt service routine ends, the interrupt circuit which initiated the operation is transferred from the active state (101) to either the disarmed state (001) or the armed state (011). For any change of state, bit position 10 of the LPSD instruction must contain a one, causing R30 to be set, and enabling LEVACT to be true.

R/ISn = NIPn NISNIPy IBO + ... (typical)
 IBO = AIB LEVACT

If bit position 11 of the LPSD instruction contains a one, R31 will be set, LEVARM will be true, and the change of state will be from active to armed (101 to 011).

S/LPn = ISn NISNIPy ARMOVD + ... (typical)
 ARMOVD = IBO LEVARM
 LEVARM = LEVACT N(FAPSD PH5 NR31)

If bit position 11 of the LPSD instruction contains a zero, R31 will not be set, and the change of state will be from active to disarmed (101 to 001).

If the interrupt logic is servicing an external interrupt, signals DAT27 and DAT28 are generated to enable changes of state in the external circuit.

DAT27 = AIB LEVACT
 DAT28 = LEVARM

After signal ARE is true, CEINT is reset to return all signals to the state existing before start of the interrupt operation.

R/CEINT = ...

MODIFY AND TEST SEQUENCE. The sequence of operations for an interrupt that transfers control to a modify and test instruction is similar to the sequence that transfers control to an XPSD instruction and the associated service routine. When the interrupt circuit is waiting and enabled and has priority, INT is set, and the interrupt operations follow phase 10 of the program instruction. After INTRAP, INTRAP1, and INTRAP2 are set, the CPU clock is inhibited, the interrupt circuit is placed in the active state, and the contents of the memory location are extracted and executed, as described for the service routine sequence.

During a modify and test sequence of a counter interrupt, count-equals-zero signal S0031Z is sampled, and a count-equals-zero interrupt circuit may be placed in the waiting state (11X) if the register contains all zeros.

S/IS8 = IP8 SR8 (typical)
 SR8 = CNTZREQ ISNIP2
 CNTZREQ = FAMT PH2 INTRAP S0031Z
 ISNIP2 = IS2 NIP2

The interrupt circuit is always transferred from the active state (101) to the armed state (011), because LEVARM is always true.

$$\begin{aligned} R/IS_n &= NIP_n NISNIP_y IBO + \dots \text{ (typical)} \\ IBO &= AIB LEVACT \\ LEVACT &= FAMT PH2 INTRAP + \dots \\ S/IP_n &= IS_n NISNIP_y ARMOVD + \dots \\ ARMOVD &= IBO LEVARM \\ LEVARM &= LEVACT N(FAPSD PH5 NR31) \end{aligned}$$

After the modify and test instruction has been extracted from memory, it inhibits the CPU clock by setting CEINT,

$$S/CEINT = FAMT PH1 INTRAP + \dots$$

enables the CPU clock by controlling AIB and AIE2,

$$\begin{aligned} (S/AIB) &= LEVACT NAIE2 + \dots \\ S/AIE2 &= AIB LEVACT \\ LEVACT &= FAMT PH2 INTRAP \end{aligned}$$

and terminates the sequence by resetting INTRAP.

$$R/INTRAP = FAMT PH9$$

The modify and test sequence is controlled by the modify and test word instruction described in paragraph 3-69. The address of the next instruction in sequence is stored during PREP phases. Therefore, a modify and test sequence is a single-instruction interrupt.

EXTERNAL INTERRUPTS. External interrupts also control an interrupt circuit containing three flip-flops. The priority of an external interrupt depends upon cable connections with the CPU and the position of the external interrupt in the set of 16.

When an external interrupt is waiting and enabled and has priority, it will generate a true INT9 signal, and cause INT to be set, as for an internal interrupt. The true INT9 signal is generated by a DAT25 signal when no WD instruction in the interrupt mode is active.

$$\begin{aligned} INT9 &= LINREQ NEWDM + \dots \\ LINREQ &= /DAT25/ \\ EWDM &= NB16 NB17 NB18 B19 DIOWD \end{aligned}$$

The address of the interrupt is transmitted over lines DAT16 through DAT24.

$$\begin{aligned} INT0 &= LIN00 NEWDM + \dots \\ &\vdots \\ INT8 &= LIN08 NEWDM \\ LIN00 &= /DAT16/ \\ &\vdots \\ LIN08 &= /DAT24/ \end{aligned}$$

Change of state of the external interrupt circuit from waiting and enabled (111) to active (101) is controlled by line DAT26.

$$DAT26 = AIE1 + \dots$$

Change of state from active to armed (011) or disarmed (001) is controlled by lines DAT27 and DAT28.

$$\begin{aligned} DAT27 &= AIB LEVACT + \dots \\ DAT28 &= LEVARM + \dots \end{aligned}$$

All external interrupts are inhibited if EI of the program status doubleword is set.

$$DAT29 = NEI NEWDM + \dots$$

WRITE DIRECTION OPERATION. A write direction (WD) instruction can control the interrupt operation in two ways. When operating in the internal mode, it may control the states of flip-flops CIF, EI, and II, which may inhibit the priority chain signals. When operating in the interrupt mode, it enables signals DAT16 through DAT31, which are inputs to interrupt circuits 2 through 15. These inputs have the following general form, in which $y = x + 14$ for $x = 2, 3, \dots, 15$.

$$\begin{aligned} S/IN_x &= DAT_y AEENLE \\ DAT_y &= S_y EWDM \\ R/IN_x &= DAT_y ADBDB + REN \\ S/IP_x &= DAT_y AEADB + \dots \\ R/IP_x &= DAT_y DARM + \dots \\ S/IS_x &= DAT_y IP_x TRIG + \dots \\ R/IS_x &= DAT_y DARM + \dots \end{aligned}$$

These signals change the state of interrupt circuits when a WD instruction in the interrupt control mode (bits 16 through 19) presents a code (bits 21 through 23) addressed to any group (bits 28 through 31). The details of this operation are explained in the following paragraphs.


When a WD instruction in the interrupt control mode is executed, NDIOWD is reset and signal EWDM is true.

$$\begin{aligned} R/NDIOWD &= FARWD PH1 OLD \text{ (WD instruction)} \\ EWDM &= NB16 NB17 NB18 B19 DIOWD \\ &\text{(Interrupt control mode 0001)} \end{aligned}$$

These signals initiate the sequence of operations illustrated in the timing diagram of figure 3-57.

During phase 3 of the WD instruction, NDIOFS is reset and CNA is set.

$$\begin{aligned} R/NDIOFS &= FARWD PH3 \\ S/CNA &= DIOFS EWDM NCNB \end{aligned}$$



901172A. 3505

Figure 3-57. Write Direct Sequence, Timing Diagram

If the WD instruction is addressed to group 0, signals DAT16 through DAT29 control the interrupt circuits while CNA remains in the set state.

- GRP0 = NB28 NB29 NB30 NB31 CNA (Group 0000)
- AEENLE = NB23 GRP0 (Code XX0)
- ADBDB = B21 NB22 GRP0 + NB21 B22 GRP0 (Code 10X + 01X)
- AEADB = NB21 B22 GRP0 (Code 01X)
- DARM = NB21 GRP0 (Code 0XX)
- REN = B21 B22 NB23 GRP0 + RESET (Code 110)
- TRIG = B21 B22 B23 GRP0 (Code 111)

The code stored in bits B21, B22, and B23 cause changes of state in the interrupt circuits as summarized in tables 3-13 and 3-14.

While signals DIOFS and EWDM are true, flip-flops CNA and CNB cycle through states (00, 10, 11, 01) at the 1-MHz clock rate. Return to state 00 cannot occur until signal NDIOFS is true.

- S/CNA = DIOFS EWDM NCNB
- R/CNA = ...
- C/CNA = NIMCS
- S/CNB = CNA
- R/CNB = NDIOFS
- C/CNB = NIMCS

Table 3-13. Function of Codes for WD Interrupt Control Mode

CODE			OPERATION
B21	B22	B23	
0	0	0	Undefined
0	0	1	Disarm all levels selected by a 1; all levels selected by a 0 are not affected

(Continued)

Table 3-13. Function of Codes for WD Interrupt Control Mode (Cont.)

CODE			OPERATION
B21	B22	B23	
0	1	0	Arm and enable all levels selected by a 1; all levels selected by a 0 are not affected
0	1	1	Arm and disable all levels selected by a 1; all levels selected by a 0 are not affected
1	0	0	Enable all levels selected by a 1; all levels selected by a 0 are not affected
1	0	1	Disable all levels selected by a 1; all levels selected by a 0 are not affected
1	1	0	Enable all levels selected by a 1 and disable all levels selected by a 0
1	1	1	Trigger all levels selected by a 1. All such levels that are currently armed advance to the waiting state. Those levels currently disarmed are not altered, and all levels selected by a 0 are not affected

Table 3-14. Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State

CODE	TRUE CONTROL SIGNALS	CHANGE OF STATE (ISn, IPn, INn)	
		DATy = 1	DATy = 0
001	DARM	XXX → 00X	No change
010	AEENLE, ADBDB, AEADB, DARM	XXX → 011	No change
011	ADBDB, AEADB, DARM	XXX → 010	No change
100	AEENLE, ADBDB	XXX → XX1	No change
101	ADBDB	XXX → XX0	No change

Table 3-14. Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State (Cont.)

CODE	TRUE CONTROL SIGNALS	CHANGE OF STATE (ISn, IPn, INn)	
		DATy = 1	DATy = 0
110	AEENLE, REN	XXX → XX1	XXX → XX0
111	TRIG (if IPn) (if NIPn)	X1X → 11X X0X → X0X	No change

When CNA and CNB reach the 01 state, they generate a true FSA signal (function strobe acknowledge) which sets DIOT3.

$$\begin{aligned} \text{FSA} &= \text{NCNA CNB} + \dots \\ \text{S/DIOT3} &= \text{FSA} + \dots \end{aligned}$$

Flip-flops DIOT1, DIOT2, and DIOT3 cycle through a sequence (000, 001, 111, 110, 010) and wait for a false IOACT (input/output active) signal.

$$\begin{aligned} \text{S/DIOT1} &= \text{DIOIND} \\ \text{DIOIND} &= \text{NDIOT2 DIOT3} \\ \text{S/NDIOFS} &= \text{DIOIND} + \dots \\ \text{R/DIOT1} &= \text{NDIOT3} \\ \text{S/DIOT2} &= \text{DIOT1} + \text{DIOIND} \\ \text{R/DIOT2} &= \text{NIOACT} \\ \text{S/DIOT3} &= \text{DIOIND} + \dots \\ \text{R/DIOT3} &= \dots \\ \text{C/DIOT1} &= \text{C/DIOT2} = \text{C/DIOT3} = \text{CL} \\ &\quad (\text{CPU clock rate}) \end{aligned}$$

When these flip-flops reach state 010, they generate a true DIOEXIT signal and set NDIOWD.

$$\begin{aligned} \text{DIOEXIT} &= \text{NDIOT1 DIOT2} \\ \text{S/NDIOWD} &= \text{DIOEXIT} + \dots \end{aligned}$$

3-31 MEMORY

3-32 Introduction

The Sigma 5 memory has a maximum storage capability of 131,072 33-bit words. Physically, a memory of this size occupies eight separate frames mounted in four memory cabinets. The total memory size of any Sigma 5 computer can range from 4K to 128K words in increments of 4K. The abbreviations for memory sizes (4K, 8K, 16K, 32K, 64K, etc.) are used for convenience throughout this manual. The factor K is equal to 1024; thus, for example, a 128K memory contains 131,072 words.

The various standard and optional units that make up the total Sigma 5 memory are listed in table 3-15.

Figure 3-58 shows the interconnection for eight memory banks and three ports that make up the total Sigma 5 memory system consisting of one CPU and two input/output processors.

3-33 Memory Bank

Figure 3-59 shows a functional block diagram of a memory bank. A sigma 5 computer system can have up to eight of these memory banks, each bank containing from 4K to 16K words in increments of 4K. This diagram also shows the ports (A, B, and C) through which data, address, and control signals flow.

The magnetics section contains the following:

- a. Ferrite cores
- b. Decoding logic

- c. Current and voltage switches
- d. Current and voltage predrivers
- e. Sense amplifiers

Data is stored in the ferrite cores. The decoding logic, electronic switches, drivers, and sense amplifiers are used to put data into the cores and to read the data out of the cores.


MEMORY PORTS. The memory ports provide a means of accessing memory from different sources. The standard Sigma 5 computer is provided with one port (port C) through which the CPU (and the integral IOP) accesses memory. A second port (port B) and a third port (port A) may be added as options to provide memory access by input/output device controllers and input/output devices via multiplexing or selector IOP's.

The L-register holds address information fed through the port address paths. Addresses are fed through the ports as follows:

- a. LA15 through LA31 are fed through the port A address path to the L-register.
- b. LB15 through LB31 are fed through the port B address path to the L-register.
- c. LC15 through LC31 are fed through the port C address path to the L-register.

Table 3-15. Sigma 5 Memory Models and Options

Model	Description	Prerequisite	Maximum Number Required
8251	4K Memory, Single Access (Port C)	8201	8
8252	4K-8K Memory Expansion	8251	8
8252	8K-12K Memory Expansion	8252	8
8252	12K-16K Memory Expansion	8252	8
8255	Two-Way Access (Port B)	8251	8
8256	Three-Way Access (Port A)	8255	8
8257	Port Expander F (First) (Six-Way Access, One Memory)	8256	4
8257	Port Expander S (Second) (One Memory-Two Memory Six-Way Access Expander)	8257 (F)	4



NOTES :
 * SYMBOL T DENOTES CABLE TERMINATORS
 REQUIRED AT THE TWO ENDS OF TRUNK-TAIL
 CABLE BUSES.

901172A. 3300

Figure 3-58. Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's




Figure 3-59. Sigma 5 Memory Bank, Functional Diagram

901172A. 3301

Before data is processed and stored in the magnetics section, the data is transferred to the M-register. For example, for data to be stored, the sequence occurs as follows:

a. MA00 through MA31 are fed through the port A data path to the M-register. The data then goes from the M-register to the magnetics section.

b. MB00 through MB31 are fed through the port B data path to the M-register. The data then goes from the M-register to the magnetics section.

c. MC00 through MC31 are fed through the port C data path to the M-register. The data then goes from the M-register to the magnetics section.

Similarly, data read out of the magnetics section goes through the ports via the M-register. Parity is generated in the section labeled Parity.

Control logic is contained in the central control section and individual port controls (port A control, port B control, and port C control). The logic controls port priority. In case of memory access conflict, port A has the highest priority, port B second highest, and port C the lowest.

Signals fed into the memory via the ports are shown in the functional block diagram, figure 3-59. Note that the last letter of a signal in the block diagram usually indicates in which port the signal originates. For example, signal AHA comes from port A logic, AHB comes from port B logic, and AHC comes from port C logic. Exceptions are signals ORBC, ORAC, and ORAB, which are port override signals. Signal ORBC, for example, is fed to port A to override ports B and C.

PORT EXPANDERS. A port expander unit accepts up to four input buses and connects to a memory port to expand that port from one to four inputs specified as 0, 1, 2, and 3. A port expander can be connected to either port A or port B, but not both, in a Sigma 5 memory. The port expander must provide address modification for each of its four inputs so that the memory may be assigned independent addresses for each input bus. The four inputs to the expander have a fixed priority relationship for the resolution of access request conflicts in decreasing numerical order.

Figure 3-60 shows a port expander connected to port A of memory banks 0 and 1. Port expander F is connected to bank 0, and port expander S is connected to bank 1.

3-34 Interleaving

Address interleaving between any two or more memory banks in a Sigma 5 system exists whenever the INTERLEAVE SELECT switch on the PCP is in NORMAL position and certain addressing constraints have been met. The objective of interleaving is to obtain a faster average access time for a sequence of addresses. With interleaving in effect, no two consecutive addresses will reside in the

same memory bank. Since each memory bank is independent of the others, memory access to two or more modules simultaneously is possible. This simultaneous access to memory is common between the CPU and the I/O channels. Whenever addressing conflict occurs, as when two separate sources attempt to access the same bank at the same time, access is granted on a port priority basis with port A having the highest priority, port B the next highest priority, and port C the lowest priority.

Each memory bank is assigned a set of addresses to which it responds. As viewed from any of the memory ports, each memory bank may have a different set of addresses. In general, however, each bank is assigned the same addresses for each port to which it is attached.

The basic interleaving constraints are:

a. The starting address of a memory bank must be a multiple of the bank size.

b. The total interleaved memory must be on its own boundary.

c. The starting addresses for each bank must be assigned so that no gaps or overlaps exist in the address field for the noninterleaved mode.

d. The total interleaved memory size must be 8K, 16K, 32K, or 64K. Interleaving cannot extend from the first 64K memory into the second 64K memory.

e. No more than four banks can be interleaved.


f. 12K banks cannot be interleaved, and their starting addresses must begin on an integral boundary of 16K.

Any combination of memory banks that satisfies the above constraints can be interleaved. The interleaved address field will cover the same range as the noninterleaved field. All interleaving capabilities are nullified when the INTERLEAVE SELECT switch on the PCP is placed in the DIAGNOSTIC position.

3-35 Memory Elements

The elements making up the total memory are defined as follows:

MEMORY. A memory consists of the total number of memory words in a Sigma 5 system. The minimum memory consists of 4K words, the maximum memory consists of 128K words.



901172A.3302

Figure 3-60. Port Expanders F and S (First and Second)

BANK. A memory bank is a complete and independent memory unit and consists of from one to four memory stacks located in a single memory frame. The memory bank is made up of 4 to 16 core diode modules plus other control and timing electronics. A memory bank is mounted on four wired backboards together with a PT16 logic supply and a PT17 memory supply side-mounted to the frame. All memory banks are wired in exactly the same way and differ only in the complement of core diode modules (or stacks) which are mounted on the frame.

STACK. A memory stack is the smallest memory increment. It consists of 4096 (4K) words of core memory mounted on four core diode modules.

3-36 Memory Switches

Several toggle switches are associated with each memory bank. These switches, mounted on ST14 switch modules, are set to designate the bank number, the total interleaved memory size, the memory bank size, and ports A, B, and C starting addresses for each memory bank. (See figure 3-61.)

BANK NUMBER SWITCHES. Three bank number switches, N0, N1, and N2, are provided on each frame. These switches are set to a binary configuration representing the number assigned to that bank and are associated with the number of the memory fault light appearing on the PCP. A maximum of eight memory banks can be incorporated in a Sigma system. These banks are assigned numbers 0 through 7, representing all the combinations of the three toggle switches. In general, memory banks in the left-most memory cabinet are assigned numbers 0 and 1; the next memory cabinet to the right contains banks 2 and 3, and so on until all banks have been assigned numbers.

BANK SIZE SWITCHES. Bank sizes are available in 4K, 8K, 12K, and 16K words. Two toggle switches, S0 and S1, are provided on the switch module in each bank for identifying memory size. These switches must be set to the number corresponding to the bank size. The binary configuration 00 represents 4K, 01 represents 8K, 10 represents 12K, and 11 represents 16K.

STARTING ADDRESS SWITCHES. Five toggle switches, S15 through S19, are provided in each memory bank for each port that the bank contains. These five switches are set to represent the five most significant bits of the starting address contained in that bank. The five most significant bits of the bank address are address lines L15 through L19.

INTERLEAVE SIZE SWITCHES. Each memory bank has four toggle switches to designate the total interleaved memory size. These switches, S64, S32, S16, S8, are used to indicate the total size of the memory to be interleaved. Only one of these switches can be true at the same time since only 8K, 16K, 32K, or 64K size memories can be interleaved.

PORT EXPANDER SWITCHES. Each bank has a port expander switch for port A and another port expander switch for port B. If a port expander is connected to either one of these ports, its port expander switch must be set to a one; otherwise, the port expander switches must be set to zero.

3-37 Memory Configuration

Many Sigma memory configurations are possible. Figures 3-62 through 3-64 show these examples of several possible combinations of an interleaved memory, their physical placements in frames and cabinets, their interleaving capabilities, and their corresponding switch settings. Note that there is no fixed and arbitrary relationship between the memory addresses and their physical placement. However, it is general practice to designate the banks in the left-most cabinet (cabinet 1) as banks 0 and 1; the banks in the cabinet to the right (cabinet 2) has modules 2 and 3, and so on until all memory banks have been assigned numbers. Note that the example shown in figure 3-54 does not follow this convention. It would be preferable to locate the two 8K banks in cabinet 1 and the 12K bank in cabinet 2. It is not possible, in this example, to assign the 12K bank any number other than bank 2.

3-38 Interleave Transformation

With interleaving of memory addresses in effect, the port address lines are transformed by exchanging two of address bits 16, 17, 18, and 19 with address bits 30 and 31, depending upon the configurations of the bank size switches, the interleave size switches, and the bank number switches. (See figure 3-65.) The discussion of interleaving in the following paragraphs is limited to port C, although all statements apply to ports A and B as well.

Interleaving occurs only when the INTERLEAVE SELECT switch on the PCP is in the NORMAL position. When this switch is in DIAGNOSTIC, interleaving is inhibited. The override interleave signal, ORIL, is derived from the INTERLEAVE SELECT switch, and is true with the switch in the DIAGNOSTIC position.

Figure 3-66 shows a simplified diagram of how the address lines of port C, LC15 through LC31, are transformed to the interleaved address that selects the memory bank and the X and Y predrive selection circuits of core memory. The address bit exchanges that perform the interleave address transformation are indicated in table 3-16. Detailed interleave transformation logic for port C is shown in figure 3-67.

Table 3-16. Interleaving Address Bit Exchange

Memory Interleave Size	Bank Size	Address Bit Exchange
8K	4K (NS0 NS1)	19 ↔ 31
16K	4K (NS0 NS1) 8K (NS0 S1)	19 ↔ 30, 18 ↔ 31 , 18 ↔ 31
32K	4K (NS0 NS1) 8K (NS0 S1)	17 ↔ 31, 18 ↔ 30 17 ↔ 31, 18 ↔ 30
64K	16K (S0 S1) 16K (S0 S1)	17 ↔ 31 17 ↔ 30, 16 ↔ 31





Figure 3-61. Toggle Switch Modules (ST14)




Figure 3-62. 32K Interleaved Memory, Example 1





Figure 3-63. 32K Interleaved Memory, Example 2



BANK SWITCH SETTINGS

BANK NO.			BANK SIZE		STARTING ADDRESS					INTERLEAVE SIZE				
<u>N0</u>	<u>N1</u>	<u>N2</u>	<u>S0</u>	<u>S1</u>	<u>S15</u>	<u>S16</u>	<u>S17</u>	<u>S18</u>	<u>S19</u>	<u>S8</u>	<u>S16</u>	<u>S32</u>	<u>S64</u>	
0	0	0	0	1	0	0	0	0	0	0	1	0	0	BANK 0
0	0	1	0	1	0	0	0	1	0	0	1	0	0	BANK 1
0	1	0	1	0	0	0	1	0	0	0	0	0	0	BANK 2

Figure 3-64. 32K Interleaved Memory, Example 3






Figure 3-65. Bank Size, Interleave Size, and Bank Number Switches




901172A. 3308

Figure 3-66. Address Transformation for Interleaving (Port C), Simplified Diagram



901172A.3309/1

Figure 3-67. Memory Address Register and Interleave Transformation Logic (Sheet 1 of 2)



901172A.3309/2

Figure 3-67. Memory Address Register and Interleave Transformation Logic (Sheet 2 of 2)

ADDRESS HERE. After address transformation takes place, the five most significant address bits are compared with the configuration set into the starting address switches for each port. These five address bits make a valid comparison with the starting address switches in only one bank. (See figure 3-68.)

Signal AHC is returned to the source requesting memory access to indicate that the address exists. Note that if address lines L18 and L19 are true in a 12K memory bank, the address here signal will be inhibited.

3-39 Memory Access Request

The memory request interface signals, /MQA/, /MQB/, and /MQC/, are initiated by the source through either ports A, B, or C. After these signals are received by the memory bank, they are subjected to port override logic gating. (See figure 3-69.) The port override signals are available for special system uses to allow any designated port access to memory at the exclusion of the other two ports.

The port override signal, ORAB, when true, allows a request from port C to be initiated, but denies all access to ports A and B. Signal ORAC, when true, allows a request from port B to be initiated, but denies all access to ports A and C. Signal ORBC, when true, allows a request for port A to be initiated, but denies all access to ports B and C.

3-40 Port Priority

The three ports – A, B, and C – are assigned priority in alphabetic sequence. Port A has the highest priority, port B has the next highest, and port C has the lowest. Ports A and B are called the slow ports because of delays involved in assigning priority before the memory cycle. Port C is called the fast port because the logic is designed to favor it. In the absence of requests from either port A or port B, the logic is already set up to handle a request from port C; that is, signal ADC is normally true when no requests are present from ports A or B.

Ports A and B have two separate logic paths by which priority is assigned. One logic path is used when the memory is idle or not busy (NMB). The other logic path is used when requests arrive while the memory is busy processing a previous request (MB).

Port priority logic is shown in figure 3-70. Signals ADA, ADB, and ADC establish priority for ports A, B, and C, respectively. If neither port A nor port B is requesting access to memory, signals ADA and ADB are false, forcing signal ADC true. (See figure 3-70.)

$$ADC = NADA NADB$$

The two separate logic paths previously mentioned by which priority between ports A and B is established are shown in figure 3-70 A and B. The first path (logic for APA and APB)

is used when a request from port A or port B is made and the memory is not busy processing a previous request (NMB).

$$\begin{aligned} APA &= AHAEXP MQAT NMB NCFA NCFB \\ APB &= AHBEXP MQBT NMB NCFA NCFB NAPA \end{aligned}$$

Note that if APA is true, APB is forced false, thus establishing port A priority over port B.

The second path (logic for CFA and CFB) is used when a request from port A or port B is made while the memory is busy processing a previous request (MB).

$$\begin{aligned} CFA &= AHAEXP MQAT TW320 NTW360 \\ CFB &= AHBEXP MQBT TW320 NTW360 NCFA \end{aligned}$$

Note that if CFA is true, CFB is forced false, thus establishing port A priority over port B.

3-41 Address Release

After a memory request has been made and port priority established, the memory cycle is initiated.

$$\begin{aligned} MI &= AHC MQC NMB NAB \\ &+ TP200 (ADA + ADB) \\ &+ NMB (CFA + CFB) \end{aligned}$$

At this point, the source making a request has not been informed whether its request has been accepted or not. Sixty nanoseconds after the memory cycle has been initiated, the address release signal for the active port is raised. (See figure 3-70.)


$$\begin{aligned} /ARA/ &= AROA = ADACO TR060 \\ /ARB/ &= AROB = ADBCO TR060 \\ /ARC/ &= AROC = ADCCO TR060 \end{aligned}$$

It is this signal that informs the source requesting memory access that its request has been honored and that it may now release its address.

3-42 Memory Cycles


Information is transmitted to or accepted from memory in the form of words accompanied by byte presence indicators. Parity checking and generation is provided for all memory operations on a word basis. Thus, the Sigma 5 has three modes of operation:

- a. Read-restore
- b. Full clear-write
- c. Partial clear-write




901172A. 3310

Figure 3-68. Address Here Logic, Ports A, B, and C



901172A. 3311

Figure 3-69. Memory Request and Port Override Logic



901172A, 3312

Figure 3-70. Port Priority and Address Release Logic

READ-RESTORE. The read-restore operation consists of:

- a. Reading a word from a specified address in memory.
- b. Gating the word into the M-register.
- c. Checking parity.
- d. Writing (restoring) the word that has just been read and gated into the M-register back into memory. The word is written back into the same address from which it was extracted.

FULL CLEAR-WRITE. A full clear-write operation consists of:

- a. Clearing the memory location. This is done by reading the word but not gating it into the M-register.
- b. Placing a new word into the M-register.
- c. Writing the new word into memory.

PARTIAL CLEAR-WRITE. A partial clear-write operation consists of:

- a. Reading a word from a specified address in memory.
- b. Gating the word into the M-register.
- c. Checking parity.
- d. Inserting the new byte or bytes into the M-register under control of the byte presence indicators without disturbing the remaining bytes.
- e. Generating new parity.
- f. Writing the contents of the M-register into memory.

The mode of memory operation is determined by either the CPU or the IOP by setting the byte presence indicators, MW0, MW1, MW2, and MW3 in the memory via ports A, B, or C. The basic logic for read-restore, full write, and partial write is:

$$RD = NMW0 \text{ } NMW1 \text{ } NMW2 \text{ } NMW3$$

$$WF = MW0 \text{ } MW1 \text{ } MW2 \text{ } MW3$$

$$WP = NRD \text{ } NWF$$

Figure 3-71 shows detailed logic for the memory mode determination.

3-43 Memory Delay Lines

Memory timing is controlled by two 600 nsec delay lines. Each delay line has taps at every 20 nsec interval. Buffer

or inverter delay sensors pick off the delay line pulse at strategic intervals. The outputs of these buffers and inverters are distributed to the memory control logic to provide the basic memory timing.

One memory delay line is associated with the first half-cycle of a memory operation and is initiated by signal S/READDL. The other delay line is associated with the second half-cycle of a memory operation and is initiated by the signal S/WRITEDL. Two separate delay lines are required for the partial write mode in order to split the first and second half-cycles because of the time involved in checking parity after the read half-cycle, and regenerating a new parity before the write half-cycle is initiated. For this mode of operation the two half-cycles must be separated by more than the normal amount of time.

Figure 3-72 shows all the major input logic and output timing signals associated with these two delay lines.


Communication between the memory and units connected to memory through the ports is asynchronous. For this reason the timing of many signals is referenced to an interval time designated as t0. Time t0 corresponds to the actual start of a cycle for any given port.

The time interval between the receipt of a memory request at the port and the occurrence of t0 is called the selection interval. The time interval between t0 and the end of the memory cycle (when the memory is no longer busy) is called the active interval and is dependent upon the mode of operation. The active interval satisfies the following requirements:

<u>Mode</u>	<u>Minimum Nanoseconds</u>	<u>Maximum Nanoseconds</u>
Read-restore	755	830
Full clear-write	755	830
Partial clear-write	1155	1230


The active interval and the basic cycle time are not the same. The basic cycle time is the inverse of the maximum cycle rate in nanoseconds and can vary as follows:

<u>Mode</u>	<u>Minimum Nanoseconds</u>	<u>Maximum Nanoseconds</u>
Read-restore	770	870
Full clear-write	770	870
Partial clear-write	1170	1270



901172A. 3313

Figure 3-71. Read, Full Write, and Partial Write Logic Diagram



901172A. 3314

Figure 3-72. Read and Write Delay Lines

In contrast to the precision of the active interval, the selection interval is widely variable. The selection interval is dependent upon the following:

- a. The port requesting service.
- b. The current state of the memory.
- c. The mode of operation.
- d. Current and subsequent requests presented to other ports.

With respect to the start-up condition (that is, with memory not initially busy and no request on other ports), the following conditions exist:

Port	Minimum Nanoseconds	Maximum Nanoseconds
A	235	330
B	235	330
C	25	80

The start-up condition corresponds to the minimum selection interval that would be observed for a given port of a given memory. The sum of an access interval and a selection interval is not necessarily related to the cycle time of the memory. This is so because the selection interval of a request may be overlapped with the active interval of the previous request.

An example of basic memory cycle timing for both a read-restore and a full-write operation for a memory request from port C is shown in figure 3-73. An example of a

memory cycle timing for a partial-write operation for a request from port C is shown in figure 3-74. In this latter case, the clear half-cycle and the write half-cycle are separated in time by 260 nsec to allow for parity checking and regeneration.

The selection interval time required when either port A or port B initiates a memory request is shown in figure 3-75.

With the memory not busy (NMB) the selection interval is provided by the port delay line. (See figure 3-76.) The port delay line is initiated only when a request is made from port A or port B and the memory is not busy.

$$\begin{aligned}
 S/PORTDL &= IPD \\
 IPD &= NMB (APA + APB) \\
 APA &= MQAT \text{ AHAEXP } NMB \text{ NCFA} \\
 &\quad NAPA \text{ NAPB} + APA \text{ NMI} \\
 APB &= MQBT \text{ AHBEXP } NMB \text{ NCFB} \\
 &\quad NCFB \text{ NCFC } NAPA + APB \text{ NMI}
 \end{aligned}$$

After 200 nanoseconds, the memory cycle is initiated by setting a timing pulse into the read delay line.

$$\begin{aligned}
 S/READL &= MI \\
 MI &= TP200 (ADA + ADB) \\
 ADA &= APA \text{ TP060 } NMI + ADA \text{ NTW340} \\
 &\quad + \dots \\
 ADB &= APB \text{ TP060 } MI + ADB \text{ NTW340} \\
 &\quad + \dots
 \end{aligned}$$




Figure 3-73. Read-Restore and Full Write Delay Line Timing for Port C




Figure 3-74. Partial Write Delay Line Timing for Port C




Figure 3-75. Read-Restore Delay Line Timing for Ports A or B




Figure 3-76. Ports A and B Delay Line

If a memory request is made from either port A or port B while the memory is busy with a previous request, but has not yet reached TW320 time of the current memory cycle, signals CFA or CFB anticipate the required selection interval delay by latching at TW320 time. Thus, at the end of the current memory cycle, the read delay line will be initiated. This condition is also shown in figure 3-75.

$$\begin{aligned}
 MI &= NMB (CFA + CFB) \\
 CFA &= MQAT AHAEXP TW320 NTW360 \\
 &\quad + CFA NMI \\
 CFB &= MQBT AHBEXP TW320 NTW360 \\
 &\quad + CFB NMI \\
 ADA &= CFA TW400 + ADA NTW340 + \dots \\
 ADB &= CFB TW400 + ADB NTW340 \\
 S/READDL &= MI
 \end{aligned}$$

The memory busy signal MB, when true, indicates that the memory is engaged in a read or write operation. This signal is also held true during a memory halt condition to

prevent any new memory requests from being honored. (See logic diagram 3-77.)

$$\begin{aligned}
 MB &= MI + IPD + HALT + NTW560 \\
 &\quad NMBDDL \\
 HALT &= MR \quad \text{Memory reset} \\
 &\quad + HOF MF \quad \text{Halt on memory fault} \\
 MF &= PE \quad \text{Parity error} \\
 &\quad + MF NMFR
 \end{aligned}$$

3-44 Abort

If an instruction attempts to write into a protected area of memory, the CPU will raise the abort signal ABOC. This signal must be seen in the memory within 100 nsec after the read delay line has been initiated. With ABOC true, the byte presence indicators, MW0 through MW3, will unlatch and be set to zeros.

$$MW0/3 = NABO NTW460 + \dots \quad \text{Latch}$$

With the byte presence indicators set to zeros, the memory cycle is changed from write mode to read mode, thus preserving the integrity of the protected memory location.

If a partial write operation is aborted, a special gate exists to initiate the write delay line earlier than it would have been if the instruction had not been aborted.

$$S/\text{WRITEDL} = \text{IWD}$$

$$\text{IWD} = \text{ABO TR160}$$

This timing is shown in figure 3-74.

3-45 Memory Reset

Memory is reset when power is applied to the Sigma 5 computer (ST) or when the SYSTEM RESET button on the PCP is pushed (MR). When MR goes true, signal HALT goes high and inhibits any more memory cycles from starting. After a 1 to 3 μs delay to allow the current cycle to be completed, MRD goes true. Signal PFSRDLD, which is normally false during memory operation, goes true and sets signal NTSSTB to inhibit the memory strobe. Signal PFSRDLD also causes the memory fault indicators to drop.

Signals NPFSRDLD1, NPFSRDLD2, NPFSRDLDM and NPFSRDLDC1 go false to drop other latches. In this way the system is returned to its initial state. The data latches are not reset.

3-46 Memory Fault

Each memory module contains eight memory fault gates. (See figure 3-78.) Only one gate in each module can go true, however, when a parity error occurs, depending upon the setting of the module number switches N0, N1, and N2, which is different in each module.

When a parity error occurs, the memory fault lamp associated with the memory module in which the error occurred will light. Memory fault lights will be turned off when either the I/O RESET or the SYSTEM RESET button is pressed, when power is first applied to the system, or when the proper read direct instruction is executed in the internal control mode.





Figure 3-77. Memory Busy (MB), Logic Diagram



901172A, 3320

Figure 3-78. Power Fail-Safe, Reset, and Memory Fault, Logic Diagram

3-47 Data Register

The M-register, which is made up of the 32 buffer latches, M00 through M31, accepts data from the memory core sense amplifiers (MD00-MD31) during read and partial write operations. During full write and partial write operations the M-register accepts the port data and holds this data until it is written into the core memory by means of Y inhibit circuits.

Figure 3-79 shows all input and output gating for the most significant bit of the M-register, M00. Gating for M00 is typical of all M-register bits, M00 through M31. The parity bit, M32, is discussed separately in paragraph 3-51.

3-48 Read Timing and Data Flow

Figure 3-80 describes the basic timing requirements of memory read operations. During the read operation the M-register is cleared at TR020 time, and the core data is gated into the register at TR220 time, latched by signal MXM0/3.

$$\begin{aligned}
 M00 &= MD00 \text{ MXD0B} + M00 \text{ MXM0} \\
 \vdots & \\
 M31 &= MD31 \text{ MXD3B} + M31 \text{ MXM3} \\
 \\
 \text{MXD0B/3B} &= \text{MWF TR220} + \text{MXD0B/3B NTR420} \\
 \\
 \text{MXM0/3} &= \text{NTR020 (NMW0/3 + NTR380 + NWP)}
 \end{aligned}$$

Actually, the core data MD00-MD31 is placed onto the data-bus lines, MC00-MC31, before the M-register can latch, by the following speedup gates.

$$\begin{aligned}
 MC00 &= \text{DGC0 MD00} + \text{DGC0 M00} \\
 \vdots & \\
 MC31 &= \text{DGC3 MD31} + \text{DGC3 M31}
 \end{aligned}$$

The core data is also gated to the inverse M-register bits, NM00-NM31, by speedup gates.

$$\begin{aligned}
 NM00 &= \text{N(MD00 MXD0I)} \\
 \vdots & \\
 NM31 &= \text{N(MD31 MXD3I)} \\
 \\
 \text{MXD0I/3I} &= \text{TR220 NWF} + \text{MXD0I/3I NTR420}
 \end{aligned}$$

The data remains on the memory bus only as long as the data gate signal, DGC, is true - that is, from TR240 to TR420 time.

$$\begin{aligned}
 \text{DGC0/3} &= \text{DG} \\
 \text{DG} &= \text{RD TR240} + \text{DG NTR420}
 \end{aligned}$$

The data in the M-register, however, remains latched until TR020 time of the next memory operation.

3-49 Full Write Timing and Data Flow

During a full write operation, the M-register is cleared at TR020 time. (See figure 3-81.) The data is read from the addressed core location as in the read operation; however, the core data is not gated to the M-register since the transfer terms MXD0B/3B cannot come true. At TR160 time the data to be written into memory is gated into the M-register by signals MXC0B/3B.

$$\begin{aligned}
 M00 &= \text{MXC0B MC00} + M00 \text{ MXM0} \\
 \vdots & \\
 M31 &= \text{MXC3B MC31} + M31 \text{ MXM3} \\
 \\
 \text{MXM0/3} &= \text{NTR020 (NMW0 + NTR480 + NWP)}
 \end{aligned}$$

3-50 Partial Write Timing and Data Flow

A partial write operation is distinguished by the configuration of the byte presence indicators, MW0 through MW3. (See figure 3-81.) If these indicators are neither all zeros (read) nor all ones (full write), the operation to be performed is a partial write.

$$\begin{aligned}
 \text{RD} &= (\text{NMW0 NMW1 NMW2 NMW3}) \\
 \text{WF} &= (\text{MW0 MW1 MW2 MW3}) \\
 \text{WP} &= \text{N(RD + WF)}
 \end{aligned}$$

A partial write operation reads a word from the addressed memory location, retains those bytes of the word for which the corresponding byte presence indicator is false, inserts into the word new data into those bytes for which the corresponding byte presence indicator is true, and writes the result back into the same memory location. Parity is checked on the contents of the original memory word, and new parity is generated before the modified word is written back into memory.


Timing and data flow for this operation is indicated in figure 3-82.

The M-register is cleared of its previous contents at TR020 time, and the memory word is read into the M-register at TR220, gated by the signals MXD0B-MXD3B.

$$\text{MXD0B/3B} = \text{NWF TR220}$$


The contents of the M-register are then checked for parity. At TR480 time those bytes of the original memory word now in the M-register are cleared to zeros. This is accomplished by dropping the latches of those bytes for which the corresponding byte presence indicator is true.

$$\begin{aligned}
 M00 &= M00 \text{ MXM0} + \dots \\
 \vdots & \\
 M31 &= M31 \text{ MXM3} + \dots \\
 \\
 \text{MXM0} &= \text{N(MW0 TR480 WP) NTR020} \\
 \vdots & \\
 \text{MXM3} &= \text{N(MW3 TR480 WP) NTR020}
 \end{aligned}$$




901172A, 3321

Figure 3-79. M-Register (M00, Typical of M00-M31)



901172A.3322

Figure 3-80. Read Timing Diagram



901172A.3323

Figure 3-81. Full Write Timing Diagram




Figure 3-82. Partial Write Timing Diagram

At TR560 time the new data bytes on the port bus are inserted into the previously cleared byte positions of the M-register by signals MXC0B-MXC3B.

$$\begin{matrix} \text{MXC0B} & = & \text{MW0 WP TR560} \\ \vdots & & \vdots \\ \text{MXC3B} & = & \text{MW3 WP TR560} \end{matrix}$$

and the write delay line is initiated.

$$\begin{matrix} \text{S/WRITEDL} & = & \text{IWD} \\ \text{IWD} & = & \text{WP TR560} \end{matrix}$$

3-51 Parity Checking and Parity Generation

The Sigma 5 memory employs odd parity; that is, if any memory word contains an even number of one-bits, its accompanying parity bit will contain a one, or if any memory word contains an odd number of one-bits, its accompanying parity bit will contain a zero. Thus, each word in memory is made up of 33 bits, 32 data bits plus one parity bit, and the total number of one-bits in each 33-bit word must always be an odd number.

Whenever a word is read from memory, its parity bit is also read into the buffer latch, M32.

$$\begin{matrix} \text{M32} & = & \text{MD32 MXD3B} + \text{M32 MXM32} \\ \text{MXM32} & = & \text{NTR020 (NWP + NTR560) Latch} \end{matrix}$$

Parity determination for both reading (parity checking) and for writing (parity generation) is similar and shares much of the same logic. Parity checking consists of checking bits M00 through M32 for an odd number of one-bits. If these 33 bits contain an odd number of ones, signal POK is raised. If these 33 bits contain an even number of ones, the parity error signal, PE, is raised. Parity generation consists of checking bits M00 through M31 for an odd number of one-bits. If these 32 bits contain an odd number of ones, M32 is allowed to remain in its reset state. If these 32 bits contain an even number of ones, M32 is set to a one.

Figure 3-83 shows the scheme for determining the odd/even one-bit contents of the M-register. Four logic levels consisting of parity generator circuits are required for parity generation and parity checking. The first level

consisting of PF00 through PF27 determines odd/even configurations of the M-register in groups of three bits. PF30 performs the same function except on only the two bits, M30 and M31 and is true only if these two bits do not contain an odd number of ones. The following logic is typical of the first level.

$$\begin{aligned}
 PF00 &= NM00 \text{ } NM01 \text{ } NM02 \\
 &+ NM00 \text{ } M01 \text{ } NM02 \\
 &+ M00 \text{ } NM01 \text{ } NM02 \\
 &+ M00 \text{ } M01 \text{ } M02
 \end{aligned}$$

Logic for PF30, however, is

$$\begin{aligned}
 PF30 &= NM30 \text{ } NM31 \\
 &+ M30 \text{ } M31
 \end{aligned}$$

The second level parity determination gates, PS00, PS09, PS18, and PS27, use first level parity determination for their inputs. The logic for PS00 is typical of PS09 and PS18. PS27 compares first level terms PF27 and PF30 only.

$$\begin{aligned}
 PS00 &= NPF00 \text{ } NPF03 \text{ } PF06 \\
 &+ NPF00 \text{ } PF03 \text{ } NPF06 \\
 &+ PF00 \text{ } NPF03 \text{ } NPF06 \\
 &+ PF00 \text{ } PF03 \text{ } PF06
 \end{aligned}$$

$$\begin{aligned}
 PS27 &= PF27 \text{ } PF30 \\
 &+ NPF27 \text{ } NPF30
 \end{aligned}$$

Third level parity determination signal AP uses the second level signals PS00, PS09, and PS18 as inputs while the fourth level priority determination signal APE uses the

third level term AP together with PS27 and M32 as its inputs.

$$\begin{aligned}
 AP &= NPS00 \text{ } NPS09 \text{ } PS18 \\
 &+ NPS00 \text{ } PS09 \text{ } NPS18 \\
 &+ PS00 \text{ } NPS09 \text{ } NPS18 \\
 &+ PS00 \text{ } PS09 \text{ } PS18 \\
 APE &= NAP \text{ } PS27 \text{ } M32 \\
 &+ AP \text{ } NPS27 \text{ } M32 \\
 &+ AP \text{ } PS27 \text{ } NM32 \\
 &+ NAP \text{ } NPS27 \text{ } NM32
 \end{aligned}$$

PARITY CHECKING. Checking for parity occurs as soon as a word has been read from the memory cores and is transferred to the M-register. If all 33 bits of the word (including the parity bit) contain an odd number of one-bits, signal POK will go true at TR460 time.

$$\begin{aligned}
 POK &= AP \text{ } PS27 \text{ } M32 \text{ } PG \\
 &+ NAPE \text{ } PG \\
 &+ POK \text{ } TR460 \\
 PG &= NWFS \text{ } TR460 \text{ } NTR500
 \end{aligned}$$

If all 33 bits of the word (including the parity bit) contain an even number of ones, signal PE will go true at TR460 time.

$$\begin{aligned}
 PE &= NAP \text{ } NPS27 \text{ } NM32 \text{ } PG + APE \text{ } PG \\
 &+ PE \text{ } TR460 \\
 PG &= NWFS \text{ } TR460 \text{ } NTR500
 \end{aligned}$$




Figure 3-83. Parity Determination Logic Scheme

PARITY GENERATION. Parity generation is required whenever new data in the M-register is to be stored into the memory cores. This is accomplished by setting the parity bit of the M-register, M32, to correspond to the 32 data bits of the M-register so that all 33 bits contain an odd number of ones.

$$\begin{aligned}
 M32 &= AP\ PS27\ M32XP \\
 &+ NAP\ NPS27\ M32XP \\
 &+ M32\ MXM32 \\
 MX32P &= WFS\ TR300 + WP\ TW100
 \end{aligned}$$

3-52 Sigma 5 Core Selection

Current technical literature explaining the basics of magnetic core operation is readily available; therefore, the following discussion on the operation of Sigma 5 memory omits these fundamentals. It is assumed that the reader is familiar with such subjects pertaining to core switching as magnetomotive force, hysteresis effect, flux density, permeability, retentivity, etc. Emphasis is placed on core selection, control, and timing as they apply to the Sigma 5 memory.

3-53 Core Characteristics

Table 3-17 gives the characteristics of cores used in Sigma 5 memory.

3-54 Basic Core Switching

Sigma 5 memory employs a three-wire memory system, sometimes referred to as the common Y-digit or 2-1/2 D system in which three wires are strung through each core. These wires are:

- a. X wire
- b. Y wire
- c. Sense wire

Table 3-17. Core Characteristics

Outer diameter of core	0.022 in.
Switching time	240 nsec approx
Nominal full drive current at 25°C	700 ma
Current compensation for temperature	4 ma/°C
Core output	-25 mv approx

This system does not use an inhibit winding. The X and Y wires that are activated to address a specific memory core are selected by an X-Y matrix composed of positive and negative X current and voltage switches in one direction, and positive and negative Y current and voltage switches in the other direction. The current through both the X and Y windings is approximately 350 ma, or half the total current required to switch the core from one state to the other. When the two half-currents through the X and Y windings at the junction of any core are in such a direction as to be additive, the core senses sufficient current to cause it to switch its state. When the two half-currents through the X and Y windings at the junction of any core are in such a direction as to be subtractive, the two currents cancel, and the core senses no switching current. In this case, the state of the core is not affected.

Each core senses one of four different current conditions. These conditions are:


- a. X and Y half-currents are additive in a direction to cause the core to switch from a one to a zero.
- b. X and Y half-currents are additive in a direction to cause the core to switch from a zero to a one.
- c. X and Y half-currents flow in a direction so as to be subtractive – each half-current canceling the effects of the other. In this case the core is not affected.
- d. Current does not flow in one or the other, or neither, of the X and Y windings. In this case the core is not affected.

Figure 3-84 is a sequence of drawings that show the principles of core switching in Sigma 5 memory. Note that the Y winding is folded back in such a manner as to form a junction with the X winding at two cores – core 1 and core 3. The X and Y half-currents flow either from the positive current switch to the negative voltage switch or from the positive voltage switch to the negative current switch. The direction of the X and Y current flow depends ultimately on the anticoincident bits of the core address in the L-register – bits L22, L23, and L25.

3-55 Reading From Memory

Figure 3-85 shows a memory of 16 three-bit words, including an address register (L-register), a data register (M-register), X and Y address selection circuits, and bit plane sense amplifiers.

Assume that the data word stored in location X'7' is equal to 101₂. Note that each bit plane has one sense wire. The sense wire in each bit plane is strung through each core in its plane and is returned to a sense amplifier. To read the data word from memory, the X address selection circuits feed a positive half-current on line X3. The Y selection circuits feed a positive half-current on line Y1.




(A)

X AND Y CURRENTS ARE ADDITIVE IN CORE 1 - CANCEL IN CORE 3. CORE 1 SWITCHES FROM ONE TO ZERO

(B)

X AND Y CURRENTS ARE ADDITIVE IN CORE 3 - CANCEL IN CORE 1. CORE 3 SWITCHES FROM ONE TO ZERO



(C)

X AND Y CURRENTS ARE ADDITIVE IN CORE 3 - CANCEL IN CORE 1. CORE 3 SWITCHES FROM ZERO TO ONE

(D)

X AND Y CURRENTS ARE ADDITIVE IN CORE 1 - CANCEL IN CORE 3. CORE 1 SWITCHES FROM ZERO TO ONE

NOTE : IN ALL EXAMPLES HALF CURRENTS IN CORES 2, 4, AND 6, AND NO CURRENT IN CORE 5 HAVE NO SWITCHING EFFECT

901172A. 3326

Figure 3-84. Basic Core Switching




Figure 3-85. Simplified Memory, Read-Restore Operation

When additive coincident half-currents are simultaneously fed through a core, a core in the one state will be switched to the zero state. This causes a pulse to be induced in the sense wire. At the output of the sense amplifier this pulse is interpreted as a one. If the addressed core is already in the zero state, it remains a zero, and no pulse is induced in the sense wire. The absence of a pulse is interpreted as a zero at the output of the sense amplifier. Thus, with respect to a word stored in a particular memory location, either ones or zeros are read out of each bit plane. The outputs of the sense amplifiers are gated into the M-register.

A memory read operation consists of two half-cycles — a read half-cycle and a write half-cycle. Because the cores that stored ones are switched to zeros during the read half-cycle, the readout is called destructive. For this reason, the information that was read out must be restored by writing the data word back into memory again in the second half-cycle. Therefore, during the restore phase of the read-restore cycle, the word that was read out is taken from the M-register and written back into memory.

3-56 Writing Into Memory

Assume that a data word containing the number 101_2 is to be written into memory location (address) X'7'. (See figure 3-86.) First, the memory location is cleared by reading out the data in location X'7'. The data, however, is not gated to the M-register as it is during read operations. Because the cores must be cleared to zeros before a new word can be written into the cores, the write operation consists of a clear half-cycle followed by a write half-cycle. During the write half-cycle the new data to be written is in the M-register.

One of four X lines is selected by the X address selection circuits. In the example shown in figure 3-86, a negative pulse is fed through the X3 wire causing that half-current to travel through cores 3, 7, 11, and 15 in each bit plane.

During write half-cycles, an inhibit circuit controls each Y current. An inhibit circuit will either allow current to pass through or will block (inhibit) it. If the inhibit circuit receives a one from the M-register, the inhibit circuit allows current to pass through. If the inhibit circuit receives a zero from the M-register, the inhibit circuit blocks the flow of current through the Y wire.

In the example shown in figure 3-86, only the Y1 line of bit plane 1 is inhibited. Current does not flow through Y1 of bit plane 1. A negative half-current is fed through the noninhibited Y wires on which cores 4, 5, 6, and 7 are strung. This occurs in bit planes 0 and 2. The cores that receive coincident additive current switch to the one state. This occurs in bit planes 0 and 2. Therefore, the following occurs:

- a. A one is written into bit plane 0.
- b. A zero remains in bit plane 1.
- c. A one is written into bit plane 2.

3-57 Core Diode Module

The core diode module contains 4096 bytes of either eight or nine bits. Figure 3-87 shows a nine-bit module with each bit place labeled. The ninth bit (used for parity) is designated bit 8A, and is shared by both halves of the core diode module. Figure 3-88 shows a photograph of a core diode module lying open to expose the bit planes. Also shown in the open view is the printed circuit wiring for the diodes. The diodes are mounted on the reverse side of the board shown in the photographs. The individual cores, which form the bit planes, are too small to be seen in the photograph.


The core diode module consists of two halves that are hinged together. In the photograph, figure 3-89, the X wires can be seen jumpered across the hinge. When the core diode module is put into use by being inserted into its socket, both halves are folded together and look like the one shown in figure 3-89.

The core diode module is completely symmetrical, both physically and electrically. This means that the module will operate whichever way it is inserted into the chassis.

In addition to the diodes required in the decode system, two extra diodes used in a temperature sensing network are also included. This network controls the output of the memory power supply for drive current compensation to automatically raise or lower drive current to the core diode modules inversely as the temperature varies. Because less current is required to switch a core at higher temperatures, it is necessary that the drive current tracks inversely with temperature. The temperature compensation network reduces core current at higher temperatures by lowering the supply voltage. The reverse occurs if core diode module temperature is reduced.


Figures 3-90 through 3-94 are relatively detailed core diode module drawings. Certain symbols used in the drawings are defined as follows:

- a. Symbol 8YC3- means bit 8, Y current bus number 3, negative.
- b. Symbol XV15 means X voltage bus number 15.
- c. 5S0+ means bit 5, sense wire 0, positive side.




LETTERED STEPS SHOW READING SEQUENCE
(STEPS DO NOT NECESSARILY INDICATE A
TIME SEQUENCE)

Figure 3-86. Simplified Memory, Clear Write Operation




901060A, 3112

Figure 3-87. Bit Plane Layout in a Core Diode Module



901060A.3114

Figure 3-88. Core Diode Module, Open to Expose Bit Planes



901060A.3113

Figure 3-89. Core Diode Module, Closed, as Inserted




Figure 3-90. Core Diode Module, Bit Planes, X Wire Crossover

J1G

PIN NO.	SIGNAL	PIN NO.	SIGNAL
0	XC0-	1	XC0+
2	XC1-	3	XC1+
4	XC2-	5	XC2+
6	XC3-	7	XC3+
8	XC4-	9	XC4+
10	XC5-	11	XC5+
12	XC6-	13	XC6+
14	XC7-	15	XC7+
16	8YV1	17	8YV0
18	3YV1	19	3YV0
20	3YV3	21	3YV2
22	2YV1	23	2YV0
24	2YV3	25	2YV2
26	1YV1	27	1YV0
28	1YV3	29	1YV2
30	0YV1	31	XV15
32	XV13	33	XV11
34	XV9	35	XV7
36	XV5	37	XV3
38	XV1	39	8YV2
40	8YV3	41	SPARE
42	8AS1-	43	8AS1+
44	3S1-	45	3S1+
46	2S1-	47	2S1+
48	1S1-	49	1S1+
50	0S1-	51	0S1+

J2G

PIN NO.	SIGNAL	PIN NO.	SIGNAL
0	8YC3-	1	8YC3+
2	8YC2-	3	8YC2+
4	7YC3-	5	7YC3+
6	7YC2-	7	7YC2+
8	7YC1-	9	7YC1+
10	7YC0-	11	7YC0+
12	6YC3-	13	6YC3+
14	6YC2-	15	6YC2+
16	6YC1-	17	6YC1+
18	6YC0-	19	6YC0+
20	5YC3-	21	5YC3+
22	5YC2-	23	5YC2+
24	5YC1-	25	5YC1+
26	5YC0-	27	5YC0+
29	4YC3-	29	4YC3+
30	4YC0-	31	4YC0+
32	4YC1-	33	4YC1+
34	4YC2-	35	4YC2+
36	4YV2	37	4YV3
39	4YV0	39	TEMP SENSE DIODE -
40	TEMP SENSE DIODE +	41	TEMP SENSE DIODE +
42	8BS0-	43	8BS0+
44	7S0-	45	7S0+
46	6S0-	47	6S0+
49	5S0-	49	5S0+
50	4S0-	51	4S0+

J1H

PIN NO.	SIGNAL	PIN NO.	SIGNAL
0	0S0-	1	0S0+
2	1S0-	3	1S0+
4	2S0-	5	2S0+
6	3S0-	7	3S0+
8	8AS0-	9	8AS0+
10	TEMP SENSE DIODE +	11	TEMP SENSE DIODE +
12	TEMP SENSE DIODE -	13	0YV0
14	0YV3	15	0YV2
16	0YC2+	17	0YC2-
18	0YC1+	19	0YC1-
20	0YC0+	21	0YC0-
22	0YC3+	23	0YC3-
24	1YC0+	25	1YC0-
26	1YC1+	27	1YC1-
28	1YC2+	29	1YC2-
30	1YC3+	31	1YC3-
32	2YC0+	33	2YC0-
34	2YC1+	35	2YC1-
36	2YC2+	37	2YC2-
38	2YC3+	39	2YC3-
40	3YC0+	41	3YC0-
42	3YC1+	43	3YC1-
44	3YC2+	45	3YC2-
46	3YC3+	47	3YC3-
48	8YC0+	49	8YC0-
50	8YC1+	51	8YC1-

J2H

PIN NO.	SIGNAL	PIN NO.	SIGNAL
0	4S1-	1	4S1+
2	5S1-	3	5S1+
4	6S1-	5	6S1+
6	7S1-	7	7S1+
8	8BS1-	9	8BS1+
10	SPARE	11	8YX3
12	8YV2	13	XV14
14	XV12	15	XV10
16	XV8	17	XV6
18	XV4	19	XV2
20	XV0	21	4YV1
22	5YV2	23	5YV3
24	5YV0	25	5YV1
26	6YV2	27	6YV3
28	6YV0	29	6YV1
30	7YV2	31	7YV3
32	7YV0	33	7YV1
34	8YV0	35	8YV1
36	XC0+	37	XC0-
38	XC1+	39	XC1-
40	XC2+	41	XC2-
42	XC3+	43	XC3-
44	XC4+	45	XC4-
46	XC5+	47	XC5-
48	XC6+	49	XC6-
50	XC7+	51	XC7-

Figure 3-91. Core Diode Module, Jack Pins and Signals





Figure 3-92. Core Diode Module, Left Half Wiring Details
901060A. 3152






Figure 3-94. Sense Line Wiring in a 4K Core Diode Module
901060A. 3110

Figure 3-90 shows a nine-bit core diode module, lying open, as seen from the core side. The presence of diodes on the reverse side of the core diode module is indicated by the dotted lines. The X lines, which are connected across the hinge, are indicated by the two X lines shown in the diagram. In an actual core diode module, there are a total of 128 X wires jumpered across the hinge connecting the left half of the core diode module with the right half.

The designations J1G, J1H, J2G, and J2H indicate the jacks that receive one core diode module. Jacks J1G, J1H, J2G, and J2H are shown as typical. The signals to be found on the pins on the wiring side of the jacks are shown in figure 3-91.

Considerable detail concerning the wiring of one half of a nine-bit core diode module is shown in figure 3-87. Not all wires are shown, however. Instead, their presence is implied. For example, there are 128 X wires. Figure 3-92 shows X wires 0 through 15. The gap indicates that X wires continue from 16 to 127. The diagram also contains the implication that the X wires continue through bit planes 0, 1, 2, 3, 8A and to the second half of the core diode module shown in figure 3-93. In the latter drawing, the bit planes are shown in reverse order if the core side of the module is being viewed. In both drawings (of both halves of a nine-bit core diode module), a portion of the diode decode matrix is shown, with pin and signal numbers given. In studying both drawings, note the way the Y wire is folded back. The foldback is concerned with the anticoincidence principle discussed in the following paragraphs. The temperature sensing diode, explained in paragraph 3-57, is shown in both diagrams, with pin numbers included.

Figure 3-94 shows a nine-bit core diode module with emphasis placed on the sense windings. The bit planes are shown as they appear on both halves of an open core diode module. Details are shown for bit plane 0. The remaining bit planes are shown as blocks with pin and signal numbers shown at sense winding terminations. In figure 3-94, although considerable detail is shown for bit plane 0, all detail is not shown because of the repetitive and greatly detailed nature of this type of unit. A complete bit plane has 4,096 cores. A lesser number of cores is shown in the diagram, with the remainder implied.

Each core, shown schematically in figure 3-94 as a straight line, represents a core standing on end, as the rim of the core is seen when viewed from above. The sense wire goes through the hole in the core. Sense wires terminate with the pin and signal number shown.

DRIVE SYSTEM MODULES ST10 AND ST11. Figure 3-95 shows a simplified diagram of the Sigma 5 memory drive system. In this discussion of the drive system, references to letters refer to lettered points shown in the diagram. The term "switch" means "electronic switch."

In the Sigma 5 memory drive system diagram, only one drive wire is shown with its pair of decode diodes. The number of drive wires used varies with the size of the memory. For example, with a 16K memory, the X drive system would have 32 additional diodes connected to point A and 32 additional diodes connected to point B. Each diode connects, through a drive line, to one of the 32 voltage switches in the X drive matrix. In the same 16K memory (X drive system), there would be a total of 16 drive wires connected to point C. Each drive wire is connected to one of the 16 current switches in the X drive matrix.

The mode of operation is as follows: To pass a positive current through the drive wire, the positive current switch and negative voltage switch are turned on. The flow of current takes the following path: From the $+V_D$ supply (point D in figure 3-95), through the 53-ohm resistor, through the positive current switch, through the drive wire (and cores), through the negative voltage switch, to ground.


To pass a negative current, the positive voltage switch and negative current switch are turned on. The flow of current takes the following path: From the $+V_D$ supply (point E in figure 3-95), through the positive voltage switch, through the drive wire (and cores), through the negative current switch, through the 53-ohm resistors, to ground.

The supply V_m is not externally generated in the power supply system. Instead, V_m is the product of 37 (4X and 33Y) 53-ohm divider chains passing current continuously through the V_m clamp diodes. On each switch module there are decoupling capacitors for V_m , as shown in figure 3-95.

The 1K resistors connected to the voltage switches bias all drive wires quiescently to V_m . The 1K resistors connected to the current switches reverse-bias all the diodes, so that drive current is not lost into other lines as charging current. The V_m diodes prevent the voltage at the current switches (developed across the inductance of the drive line during the rise of the current) from exceeding V_m . Thus, forward-biasing the decode diodes is prevented.

The current and voltage switches are all SDS 226 transistors. Their bases are driven by transformers whose primaries consist of one turn and secondaries consist of four turns. The magnetizing current built up in the transformer during the time the transistor is on serves to turn the transistor off when base drive is removed.

The drive circuit described is used for all four X drive matrices and all 33 Y drive matrices. The 53-ohm resistors are located in the uppermost chassis underneath the fans to provide heat dissipation. Connection is made to the resistors by means of twisted pairs to minimize the inductance of the drive loop.



901060A. 3118

Figure 3-95. Memory Core Drive System, Simplified Schematic

X Core Matrix. The X matrix for each 4K core memory increment consists of 32 positive and negative current switches and 16 positive and negative voltage switches. As the size of the core memory is increased, current and voltage switches must be added. Current and voltage switches for each 4K increment are shared in matrix form, as shown in figure 3-96, so that a 16K memory requires 64 positive and negative X current switches and 32 positive and negative voltage switches. Note that the same number of X current and voltage switches is required for a 12K memory as for a 16K memory.

The relationship of positive and negative X current switches to positive and negative voltage switches is shown in figure 3-97. Each X current switch connects to 16X buses. The corresponding X bus wires (first, second ... through sixteenth) of each current switch are connected and tied to a corresponding X voltage switch.

Y Core Matrix. The Y matrices, which are bit oriented, consist of four positive and negative current switches and four positive and negative voltage switches for each bit. Current and voltage switches for each 4K increment of core memory are shared in a matrix arrangement as indicated in figure 3-98. One set of current switches selects the 0 through 4K and 8K through 12K memory stacks, and another set selects the 4K through 8K and 12K through 16K memory stacks. One set of voltage switches selects the 0 through 4K and 4K through 8K stacks, and another set selects the 8K through 12K and 12K through 16K stacks.

The Y current and voltage switches for a single bit are shown in figure 3-99. This matrix arrangement is typical of all bits. Note that each of the 16 Y wires is folded back on itself through the cores and that in the bit plane the X and Y wires intersect at two cores. For given directions of current flow, the currents add in the core at one intersection and cancel at the other. A reversal of one of the currents enables the other core to be accessed. This technique is called anticoincidence. Current direction flow in the Y windings is dependent on the status of the address bits L22, L23, and L25.

Predrive System, Model ST22. In this discussion of the predrive system, the term "switch" means "electronic switch." As indicated in the previous discussion of the drive system, to read a word of memory it is necessary to do the following: Turn on, simultaneously, four X positive current switches, four X negative voltage switches, 33 Y positive current switches, and 33 Y negative voltage switches, or a similar combination. To restore the word on the second half-cycle, the complementary (interchange positive and negative) set of switches is operated.

To operate 33 Y positive current switches, the primaries of the transformers belonging to this group of switches are connected in series. Other groups of switches are operated similarly. Because the primaries consist of one turn, switches are arranged in groups of four on ST10 and ST11

modules. One wire passes through each set of four transformers. In the case of the Y switches, nine of the transformer groups are in series. Therefore, 36 electronic switches (three of which are not used) are operated by one predrive current. Because of the 4:1 step-down in current through the transformer, the predrive current is approximately 300 ma. Therefore, a power transistor is used in the predrive circuit.

Figure 3-100 shows a typical Y predrive circuit. The three address lines and a timing signal, T_{PYC} (time for positive Y current), are ANDed into an integrated inverter. The output of the AND gate drives the primary of a 6:4 transformer on the base of the power transistor (SDS 226). The output of the SDS 226 transistor drives approximately 300 ma into the string of 36 (of which 33 are used) voltage or current switch primaries.

The Y decode for each bit has the following:

- a. Eight positive current switches
- b. Eight negative current switches
- c. Eight positive voltage switches
- d. Eight negative voltage switches

Because of the number of electronic switches mentioned above, there are eight circuits like the one shown in figure 3-100. Therefore, there are a total of 32 such Y predrive circuits.

The X predrive system uses predrive circuits identical to the Y predrive circuits (ST22), but the outputs of the circuits are arranged in the form of a matrix. This is done because a larger number of electronic switches are used in the X drive switch matrices. For example, 16 x 32 electronic switches are used in the X drive system. The number of electronic switches used in the Y drive system is 8 x 8, as explained earlier.

The X positive current predrive matrix is shown in figure 3-101. Note that there are only four transformer primaries in series because there are only four X drive switch matrices. Matrices of the type shown in the diagram are used for the following:

- a. Positive X current
- b. Negative X current
- c. Positive X voltage
- d. Negative X voltage

The relationship of the X and Y matrix predrive circuits to the transformed address bits in the L-register is shown in figure 3-102.






Figure 3-96. X Current and Voltage Switch Matrix for 16K Memory
901172A. 3338




901172A, 3339

Figure 3-97. X Current and Voltage Switch Matrix, Byte 0, 4K Stack



901172A. 3340

Figure 3-98. Y Current and Voltage Switch Matrix for 16K Memory



901172A. 3341

Figure 3-99. Y Current and Voltage Switch Matrix for Bit 0





Figure 3-100. Y Positive Current Predrive/Drive Coupling, Simplified Schematic



ADDRESS REGISTER (L)													
18	19	20	21	22	23	24	25	26	27	28	29	30	31
				0	0				X	Y			
				0	0		1		NX	NY			
				0	1				X	NY			
				0	1		1		NX	Y			
				1	0				NX	NY			
				1	0		1		X	Y			
				1	1				NX	Y			
				1	1		1		X	NY			
0				0			0		YPCK0 - YNCK0				
0				0			1		YPCK1 - YNCK1				
0				1			0		YPCK2 - YNCK2				
0				1			1		YPCK3 - YNCK3				
1				0			0		YPCK4 - YNCK4				
1				0			1		YPCK5 - YNCK5				
1				1			0		YPCK6 - YNCK6				
1				1			1		YPCK7 - YNCK7				
	0	0	0						YPVK0 - YNVK0				
	0	0	1						YPVK1 - YNVK1				
	0	1	0						YPVK2 - YNVK2				
	0	1	1						YPVK3 - YNVK3				
	1	0	0						YPVK4 - YNVK4				
	1	0	1						YPVK5 - YNVK5				
	1	1	0						YPVK6 - YNVK6				
	1	1	1						YPVK7 - YNVK7				
								0	0	XPCK0 - XNCK0			
								0	1	XPCK1 - XNCK1			
								1	0	XPCK2 - XNCK2			
								1	1	XPCK3 - XNCK3			
		0						0	XPCD0 - XNCD0				
		0						1	XPCD1 - XNCD1				
		1						0	XPCD2 - XNCD2				
		1						1	XPCD3 - XNCD3				
	0								0	0	XPVD0 - XNVD0		
	0								0	1	XPVD1 - XNVD1		
	0								1	0	XPVD2 - XNVD2		
	0								1	1	XPVD3 - XNVD3		
	1								0	0	XPVD4 - XNVD4		
	1								0	1	XPVD5 - XNVD5		
	1								1	0	XPVD6 - XNVD6		
	1								1	1	XPVD7 - XNVD7		
									0	0	XPVK0 - XNVK0		
									0	1	XPVK1 - XNVK1		
									1	0	XPVK2 - XNVK2		
									1	1	XPVK3 - XNVK3		

X AND Y CURRENT DIRECTION DETERMINATION

Y POSITIVE AND NEGATIVE CURRENT DRIVERS

Y POSITIVE AND NEGATIVE VOLTAGE DRIVERS

X POSITIVE AND NEGATIVE CURRENT SINKS

X POSITIVE AND NEGATIVE CURRENT DRIVERS

X POSITIVE AND NEGATIVE VOLTAGE DRIVERS

X POSITIVE AND NEGATIVE VOLTAGE SINKS

Figure 3-102. X and Y Predrive Selection Relative to Memory Address

Figures 3-103 through 3-106 show the X predrive matrices for positive and negative X current and X voltage switches, module locations, and output pin numbers.

Figures 3-107 through 3-109 show the Y predrive matrices for positive and negative Y current and Y voltage switches, module locations, and output pin numbers.

Current Direction Control. The effects of X and Y half-current direction through the memory cores was shown in figure 3-84. Current polarity is determined ultimately by the transformed address bits L22, L23, and L25. X current polarity is determined by the status of the address bits L22 and L25. If these bits are equal to each other, signal X will be true. If these bits are not equal to each other, signal NX will be true.

$$X = NL22 NL25 + L22 L25$$

$$NX = NL22 L25 + L22 NL25$$

Y current polarity is determined by the status of the address bits L22, L23, and L25. If these three bits contain an even number of ones (or all zeros), signal Y will be true. If these bits contain an odd number of ones, signal NX will be true.

$$Y = NL22 NL23 NL25 + L22 L23 NL25 + L22 NL23 L25 + NL22 L23 L25$$

$$NY = L22 L23 L25 + NL22 NL23 L25 + NL22 L23 NL25 + L22 NL23 NL25$$

The input logic to the positive or negative X and Y positive or negative current and voltage drivers includes not only the polarity determination logic (X or NX and Y or NY), but the proper timing signals as well. With the system of current reversals used in the Sigma 5 memory, a timing signal can occur either in the read or the write half-cycle. Timing signal TPXC (time for positive X current) is an example of a signal that can occur either in the read or the write half-cycle, depending upon the address selected.

The timing diagram, figure 3-110, shows the principal memory timing signals relating to the memory cores. Note that during the read half-cycle, the X-current lags the Y-current in time by 80 nsec. This is done purposely during the read half-cycle to minimize the effects of delta noise. Delta noise is the result of the nonsquareness of the BH curve, and causes a small flux change to be generated in the read winding when a half-current is passed through either the X or Y winding of a nonselected core.

The following buffer latch logic describes how the positive and negative current and voltage predrivers are controlled according to the read and write half-cycle timing and the status of the X, NX, Y, and NY signals.

$$TPXC = TPXC NTR320 NTW480 + X TR080 + NX TW240$$

$$TNXC = TNXC NTR320 NTW480 + NX TR080 + X TW240$$

$$TNXV = TNXV NTR320 NTW480 + X TR000 + NX TW240$$

$$TPXV = TPXV NTR320 NTW480 + NX TR000 + X TW240$$

$$TPYC = TPYC NTR320 NTW480 + Y TR000 + NY TW240$$


$$TNYC = TNYC NTR320 NTW480 + NY TR000 + Y TW240$$

$$TPYV = TPYV NTR320 NTW480 + NY TR000 + Y TW240$$

$$TNYV = TNYV NTR320 NTW480 + Y TR000 + NY TW240$$


Sense Preamp, Module HT26. The sense preamplifier is a differential pair transistor, Q1, shown in figure 3-111. Input to the sense preamplifier is buffered from severe common mode excursions by transformer T1, called the common mode transformer or balun. The gain of the differential pair is controlled by the internal emitter resistance of each transistor. The emitter resistance serves as a feedback resistor. The emitter current is derived from a current source, Q2, and the precision 1,000-ohm resistor. Voltage Ve controls the gain of the preamplifier by changing the emitter current and thus the emitter resistance of Q1. Module ST17 supplies the voltage Ve, which is temperature controlled. This is done to provide gain compensation of preamplifier with temperature.

Transistors Q1 and Q2 are physically located in one housing and are pairs with matched Vbe characteristics. Using matched pairs eliminates Vbe offset error. The preamplifier is made operative or inoperative by switching the emitter current of Q1 on or off. This is done by means of the selector circuit, module ST15, which ANDs address and timing signals and produces an output. The output voltage varies between ground and -8v to activate the preamplifier. The outputs of two preamplifiers are connected on a module. Four module outputs - one for each 4K stack - are connected to a sense amplifier, making a total of eight preamplifiers feeding one sense amplifier. This arrangement is shown in figure 3-112 for bit 0 of four 4K memory stacks, which is typical for all bits 0 through 32. Figure 3-113 lists the sense lines, preamplifiers, preamplifier select circuits, and sense amplifiers for a maximum of 16K memory.



901172A. 3345

Figure 3-103. X Positive Current Predrive Matrix



901172A. 3346

Figure 3-104. X Negative Current Predrive Matrix

		NL18 NL28 NL29			NL18 NL28 NL29			NL18 L28 L29			L18 NL28 NL29			L18 L28 L29											
		XPVD0 07E12			XPVD1 07E13			XPVD2 07E11			XPVD3 07E01			XPVD4 05E12			XPVD5 05E13			XPVD6 05E11			XPVD7 05E01		
NL30 NL31	XPVK0 10E50	0XV0	48	0XV4	48	0XV8	48	0XV12	48	0XV16	48	0XV20	48	0XV24	48	0XV28	48								
		1XV0	50	1XV4	50	1XV8	50	1XV12	50	1XV16	50	1XV20	50	1XV24	50	1XV28	50								
NL30 L31	XPVK1 10E46	2XV0	47	2XV4	47	2XV8	47	2XV12	47	2XV16	47	2XV20	47	2XV24	47	2XV28	47								
		3XV0	49	3XV4	49	3XV8	49	3XV12	49	3XV16	49	3XV20	49	3XV24	49	3XV28	49								
L30 NL31	XPVK2 10E37	0XV1	46	0XV5	46	0XV9	46	0XV13	46	0XV17	46	0XV21	46	0XV25	46	0XV29	46								
		1XV1	45	1XV5	45	1XV9	45	1XV13	45	1XV17	45	1XV21	45	1XV25	45	1XV29	45								
L30 L31	XPVK3 10E36	2XV1	40	2XV5	40	2XV9	40	2XV13	40	2XV17	40	2XV21	40	2XV25	40	2XV29	40								
		3XV1	39	3XV5	39	3XV9	39	3XV13	39	3XV17	39	3XV21	39	3XV25	39	3XV29	39								


4K-8K 12K-16K 901172A.3347

Figure 3-105. X Positive Voltage Predrive Matrix

		NL18 NL28 NL29			NL18 NL28 NL29			NL18 L28 L29			L18 NL28 NL29			L18 L28 L29											
		XNV0 08E12			XNV1 08E13			XNV2 08E11			XNV3 08E01			XNV4 06E12			XNV5 06E13			XNV6 06E11			XNV7 06E01		
NL30 NL31	XNVK0 10E34	0XV0	48	0XV4	48	0XV8	48	0XV12	48	0XV16	48	0XV20	48	0XV24	48	0XV28	48								
		1XV0	50	1XV4	50	1XV8	50	1XV12	50	1XV16	50	1XV20	50	1XV24	50	1XV28	50								
NL30 L31	XNVK1 10E28	2XV0	47	2XV4	47	2XV8	47	2XV12	47	2XV16	47	2XV20	47	2XV24	47	2XV28	47								
		3XV0	49	3XV4	49	3XV8	49	3XV12	49	3XV16	49	3XV20	49	3XV24	49	3XV28	49								
L30 NL31	XNVK2 10E14	0XV1	46	0XV5	46	0XV9	46	0XV13	46	0XV17	46	0XV21	46	0XV25	46	0XV29	46								
		1XV1	45	1XV5	45	1XV9	45	1XV13	45	1XV17	45	1XV21	45	1XV25	45	1XV29	45								
L30 L31	XNVK3 10E18	2XV1	40	2XV5	40	2XV9	40	2XV13	40	2XV17	40	2XV21	40	2XV25	40	2XV29	40								
		3XV1	39	3XV5	39	3XV9	39	3XV13	39	3XV17	39	3XV21	39	3XV25	39	3XV29	39								

4K-8K 12K-16K 901172A.3348

Figure 3-106. X Negative Voltage Predrive Matrix



901172A. 3349

Figure 3-107. Y Positive Current Predrive/Drive Coupling System

	0YNC0N	0YNC0P	1YNC0N	1YNC0P	2YNC0N	2YNC0P	3YNC0N	3YNC0P	
NL19 NL20 NL21 YNCK0	00YC0N 10 01YC0N 11 02YC0N 09 03YC0N 08	04YC0N 10 05YC0N 11 06YC0N 09 07YC0N 08	08YC0N 10 09YC0N 11 10YC0N 09 11YC0N 08	12YC0N 10 13YC0N 11 14YC0N 09 15YC0N 08	16YC0N 10 17YC0N 11 18YC0N 09 19YC0N 08	20YC0N 10 21YC0N 11 22YC0N 09 23YC0N 08	24YC0N 10 25YC0N 11 26YC0N 09 27YC0N 08	28YC0N 10 29YC0N 11 30YC0N 09 31YC0N 08	32YC0N 10 NOT USED NOT USED
	MODULE 32F	MODULE 31F	MODULE 24F	MODULE 23F	MODULE 16F	MODULE 15F	MODULE 08F	MODULE 07F	MODULE 04E
	0YNC1N	0YNC1P	1YNC1N	1YNC1P	2YNC1N	2YNC1P	3YNC1N	3YNC1P	
NL19 NL20 L21 YNCK1	00YC1N 00 01YC1N 02 02YC1N 04 03YC1N 06	04YC1N 00 05YC1N 02 06YC1N 04 07YC1N 06	08YC1N 00 09YC1N 02 10YC1N 04 11YC1N 06	12YC1N 00 13YC1N 02 14YC1N 04 15YC1N 06	16YC1N 00 17YC1N 02 18YC1N 04 19YC1N 06	20YC1N 00 21YC1N 02 22YC1N 04 23YC1N 06	24YC1N 00 25YC1N 02 26YC1N 04 27YC1N 06	28YC1N 00 29YC1N 02 30YC1N 04 31YC1N 06	32YC1N 00 NOT USED NOT USED
	MODULE 32F	MODULE 31F	MODULE 24F	MODULE 23F	MODULE 16F	MODULE 15F	MODULE 08F	MODULE 07F	MODULE 04E
	0YNC2N	0YNC2P	1YNC2N	1YNC2P	2YNC2N	2YNC2P	3YNC2N	3YNC2P	
NL19 L20 NL21 YNCK2	00YC2N 10 01YC2N 11 02YC2N 09 03YC2N 08	04YC2N 10 05YC2N 11 06YC2N 09 07YC2N 08	08YC2N 10 09YC2N 11 10YC2N 09 11YC2N 08	12YC2N 10 13YC2N 11 14YC2N 09 15YC2N 08	16YC2N 10 17YC2N 11 18YC2N 09 19YC2N 08	20YC2N 10 21YC2N 11 22YC2N 09 23YC2N 08	24YC2N 10 25YC2N 11 26YC2N 09 27YC2N 08	28YC2N 10 29YC2N 11 30YC2N 09 31YC2N 08	32YC2N 10 NOT USED NOT USED NOT USED
	MODULE 30F	MODULE 29F	MODULE 22F	MODULE 21F	MODULE 14F	MODULE 13F	MODULE 06F	MODULE 05F	MODULE 03E
	0YNC3N	0YNC3P	1YNC3N	1YNC3P	2YNC3N	2YNC3P	3YNC3N	3YNC3P	
NL19 L20 L21 YNCK3	00YC3N 00 01YC3N 02 02YC3N 04 03YC3N 06	04YC3N 00 05YC3N 02 06YC3N 04 07YC3N 06	08YC3N 00 09YC3N 02 10YC3N 04 11YC3N 06	12YC3N 00 13YC3N 02 14YC3N 04 15YC3N 06	16YC3N 00 17YC3N 02 18YC3N 04 19YC3N 06	20YC3N 00 21YC3N 02 22YC3N 04 23YC3N 06	24YC3N 00 25YC3N 02 26YC3N 04 27YC3N 06	28YC3N 00 29YC3N 02 30YC3N 04 31YC3N 06	32YC3N 00 NOT USED NOT USED
	MODULE 30F	MODULE 29F	MODULE 22F	MODULE 21F	MODULE 14F	MODULE 13F	MODULE 06F	MODULE 05F	MODULE 03E
	0YNC4N	0YNC4P	1YNC4N	1YNC4P	2YNC4N	2YNC4P	3YNC4N	3YNC4P	
L19 NL20 NL21 YNCK4	00YC4N 10 01YC4N 11 02YC4N 09 03YC4N 08	04YC4N 10 05YC4N 11 06YC4N 09 07YC4N 08	08YC4N 10 09YC4N 11 10YC4N 09 11YC4N 08	12YC4N 10 13YC4N 11 14YC4N 09 15YC4N 08	16YC4N 10 17YC4N 11 18YC4N 09 19YC4N 08	20YC4N 10 21YC4N 11 22YC4N 09 23YC4N 08	24YC4N 10 25YC4N 11 26YC4N 09 27YC4N 08	28YC4N 10 29YC4N 11 30YC4N 09 31YC4N 08	32YC4N 10 NOT USED NOT USED
	MODULE 28F	MODULE 27F	MODULE 20F	MODULE 19F	MODULE 12F	MODULE 11F	MODULE 04F	MODULE 03F	MODULE 02E
	0YNC5N	0YNC5P	1YNC5N	1YNC5P	2YNC5N	2YNC5P	3YNC5N	3YNC5P	
L19 NL20 L21 YNCK5	00YC5N 00 01YC5N 02 02YC5N 04 03YC5N 06	04YC5N 00 05YC5N 02 06YC5N 04 07YC5N 06	08YC5N 00 09YC5N 02 10YC5N 04 11YC5N 06	12YC5N 00 13YC5N 02 14YC5N 04 15YC5N 06	16YC5N 00 17YC5N 02 18YC5N 04 19YC5N 06	20YC5N 00 21YC5N 02 22YC5N 04 23YC5N 06	24YC5N 00 25YC5N 02 26YC5N 04 27YC5N 06	28YC5N 00 29YC5N 02 30YC5N 04 31YC5N 06	32YC5N 00 NOT USED NOT USED
	MODULE 28F	MODULE 27F	MODULE 20F	MODULE 19F	MODULE 12F	MODULE 11F	MODULE 04F	MODULE 03F	MODULE 02E
	0YNC6N	0YNC6P	1YNC6N	1YNC6P	2YNC6N	2YNC6P	3YNC6N	3YNC6P	
L19 L20 NL21 YNCK6	00YC6N 10 01YC6N 11 02YC6N 09 03YC6N 08	04YC6N 10 05YC6N 11 06YC6N 09 07YC6N 08	08YC6N 10 09YC6N 11 10YC6N 09 11YC6N 08	12YC6N 10 13YC6N 11 14YC6N 09 15YC6N 08	16YC6N 10 17YC6N 11 18YC6N 09 19YC6N 08	20YC6N 10 21YC6N 11 22YC6N 09 23YC6N 08	24YC6N 10 25YC6N 11 26YC6N 09 27YC6N 08	28YC6N 10 29YC6N 11 30YC6N 09 31YC6N 08	32YC6N 10 NOT USED NOT USED
	MODULE 26F	MODULE 25F	MODULE 18F	MODULE 17F	MODULE 10F	MODULE 09F	MODULE 02F	MODULE 01F	MODULE 01E
	0YNC7N	0YNC7P	1YNC7N	1YNC7P	2YNC7N	2YNC7P	3YNC7N	3YNC7P	
L19 L20 L21 YNCK7	00YC7N 00 01YC7N 02 02YC7N 04 03YC7N 06	04YC7N 00 05YC7N 02 06YC7N 04 07YC7N 06	08YC7N 00 09YC7N 02 10YC7N 04 11YC7N 06	12YC7N 00 13YC7N 02 14YC7N 04 15YC7N 06	16YC7N 00 17YC7N 02 18YC7N 04 19YC7N 06	20YC7N 00 21YC7N 02 22YC7N 04 23YC7N 06	24YC7N 00 25YC7N 02 26YC7N 04 27YC7N 06	28YC7N 00 29YC7N 02 30YC7N 04 31YC7N 06	32YC7N 00 NOT USED NOT USED
	MODULE 26F	MODULE 25F	MODULE 18F	MODULE 17F	MODULE 10F	MODULE 09F	MODULE 02F	MODULE 01F	MODULE 01E






Figure 3-108. Y Negative Current Predrive/Drive Coupling System




901172A. 3351

Figure 3-109. Y Positive/Negative Predrive/Drive Coupling System




NOTE: ALL TIMES ARE IN NANoseconds AND
ARE WITH REFERENCE TO TAP 0 ON THE
THE READ DELAY LINE

Figure 3-110. Magnetics Timing Diagram



901172A. 3353

Figure 3-111. Sense Pre-amplifier (HT26) Simplified Schematic, Bit 0, Stack 0



901172A, 3354

Figure 3-112. Sensing System for Bit 0 (Typical)





Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1) (Sheet 1 of 3)



SENSE LINE/PREAMP/SENSE AMPLIFIER SYSTEM (BYTE 1)

MEMORY STROBE = SAST1 (CONT.)



SENSE LINE/PREAMP/SENSE AMPLIFIER SYSTEM (BYTE 2)

MEMORY STROBE = SAST2



901172A, 3355/2

Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 1 and 2) (Sheet 2 of 3)




Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 2 and 3) (Sheet 3 of 3)

The preamplifier select terms PASL0 through PASL7 drop at $TR000$ time and remain false for 60 nsec during the critical delta noise time. Timing for these select circuits is controlled by signal SDECEN. Two preamplifier select buffers are required for each 4K memory stack. (See figure 3-129.)

PASL0 = NL18 NL19 NL23 SDECEN
 PASL1 = NL18 NL19 L23 SDECEN
 ⋮
 PASL7 = L18 L19 L23 SDECEN

Sense Amplifier, Module HT11. The sense amplifier can be understood by regarding it as a differential amplifier with feedback connections, as shown in figure 3-114. Idealized waveforms are shown in figure 3-115. Assuming that there is no differential input present, the circuit acts as a unity gain amplifier to the strobe signal. The strobe signal swings over a range of 3v to approximately 0.7v.

In operation, the core output, of about 26 mV, causes the output to go negative by about 1v from its quiescent 3v level. The application of the strobe causes the output to swing down through 0 to about -0.5v. The discriminator discriminates about ground, and therefore responds to such a signal. In the absence of either a strobe signal or a core output signal, the output of the sense amplifier does not fall to ground and therefore no discriminator output is produced.

Figure 3-116 shows a schematic diagram of the sense amplifier. Transistors Q1 and Q2 are grounded base buffer amplifiers and provide a low impedance into which the preamplifier outputs are fed. The outputs of Q1 and Q2 provide a high impedance to drive the sense amplifier in a differential fashion. Transistors Q3, Q4, and Q5 form the sense amplifier, while transistors Q6, Q7, and Q8 make up the discriminator. The strobe signal is generated on module ST34, which also has the V_s and V_t regulators which set the voltage levels between which the strobe output varies.


The application of the strobe signals to the memory amplifiers is byte-oriented, as indicated in figure 3-113.

SAST0 = NTSSTB
 SAST1 = NTSSTB
 SAST2 = NTSSTB
 SAST3 = NTSSTB
 NTSSTB = NTSSTB NTR140 + TR360 + ...

Inhibit System. The operation of addressing the cores during the read (or clear) half-cycle sets all the selected cores to the zero state. Therefore, during write or restore half-cycle operations, ones are written only into those cores that correspond to M-register bits containing ones. It is not necessary to write zeros into those cores that already contain zeros.

To avoid writing a one in a particular location, it is necessary to inhibit the Y current for that bit. It is not possible to inhibit Y current by turning on Y switches in bit planes where a zero is to be written because all 33 Y switches share the same primary wire. The method used for writing zeros (or rather, for not writing ones) is shown in figure 3-117. The drive switch matrix is short-circuited by the inhibit drivers. The circuit used, ST21, is internally identical to the predrive circuit, ST22. The data register signal output is inverted and this output is ANDed with a timing signal TPYI (time for positive Y inhibit) or TNYI (time for negative Y inhibit).

00YPIP = NM00 TPYI
 00YNIN = NM00 TNYI
 01YPIP = NM01 TPYI
 01YNIN = NM01 TNYI
 ⋮
 31YPIP = NM31 TPYI
 31YNIN = NM31 TNYI
 32YPIP = NM32 TPYI
 32YNIN = NM32 TNYI
 TPYI = TPYI NTW560 + NY TW200
 TNYI = TNYI NTW560 + Y TW200



901172A, 3356

Figure 3-114. Basic Sense Amplifier, Logic Diagram




Figure 3-115. Sense Waveforms

Distribution of the Y inhibit circuit outputs for bit 0 to the positive and negative current switches of each 4K memory stack is shown in figure 3-118. This drawing is typical of the distribution of Y inhibits for all bits, 0 through 32.

Timing for the three modes of memory operations – read-restore, clear-write, and partial-write – is shown in figures 3-119 through 3-121.

Figure 3-122 is a module location chart showing the location of all modules required for a 4K, 8K, 12K, or 16K memory.





Figure 3-116. Sense Amplifier, Simplified Schematic



901172A. 3359

Figure 3-117. Y Current Inhibit Circuits, Simplified Diagram




Figure 3-118. Positive and Negative Y Current Inhibit, Bit 0






Figure 3-119. Read-Restore, Timing Diagram



901172A. 3362


Figure 3-120. Full Clear Write, Timing Diagram



901172A. 3363

Figure 3-121. Partial Write, Timing Diagram

Figure 3-122. Memory Module Location Chart



- ① ADD FOR 4-8K
- ② ADD FOR 8-12K
- ③ ADD FOR 12-16K
- ④ ADD FOR PORT A
- ⑦ ADD FOR PORT B

Nov 12 1986
 PARITY ERROR
 SDS 901172

901172A-3364

3-58 OPERATION CODE IMPLEMENTATION

3-59 Preparation Phases

Every instruction performs certain preliminary operations that are common to many other instructions. The clock phases during which these operations are performed are identified as preparation phases PRE1 through PRE4. Each instruction goes through two or more of these preparation phases before entering its individual execution phases.

Preparation for instruction execution is actually started during the last phase of the previous instruction. This phase is identified as PH10, and signal ENDE is true. In phase 10 the next instruction is read from core memory and placed in the C-register and the D-register. The operation code is stored in the O-register and the private memory address in the R field is transferred to the R-register. The contents of the P-register are increased by one to update the current instruction address. If indexing is specified, preset signals are generated to load the index displacement value into the A-register in preparation for phase PRE1. A sequence chart of the operations performed in phase 10 is shown in table 3-18.

Every instruction enters preparation phase PRE1. At the end of this phase the program moves to PRE2, PRE3, or PRE4, depending on whether the instruction is indexed, indirectly addressed, or is an immediate instruction.

⇒ implies
 → transfer to
 ↗ clock transfer to Table 3-18. Phase 10 (ENDE) Sequence

A block diagram of the general functions of the preparation phases and their sequence is shown in figure 3-123.

During PRE1 or PRE2, signal PRE/12 is true if the phase is the last one in which effective address computation takes place. This computation includes reading the indirect address from memory if required and, if indexing is specified, adding the index displacement value to the reference address or the indirect address. Indirect addressing always precedes indexing. If the instruction is indirectly addressed or if it is an indexed byte, halfword, or doubleword instruction, phase PRE2 is repeated and PRE/12 is true during the second pass.

During PRE3 or PRE4, signal PRE/34 is true if the phase is the last preparation phase. Signal PRE/34 is true during PRE3 except during byte, halfword (except multiply halfword), or absolute instructions, when the program goes to PRE4. During PRE4, when a zero value in the byte counter indicates that byte or halfword alignment in the D-register is complete, PRE/34 is true and the program goes to PH1.

A sequence chart of all the preparation phases is shown in table 3-19. A flow chart of the preparation phase sequence for immediate instructions is shown in figure 3-124. A detailed flow chart of each phase for nonimmediate instructions is shown in figures 3-125 through 3-129.

Phase	Function Performed	Signals Involved	Comments
PH10	One clock long		
DR	Enable signal ENDE	ENDE = PH10 EXC	Signal ENDE signifies end of instruction execution. Flip-flop EXC was set at previous PRE1
	(MB0-MB31) → (C0-C31)	S/EXC = PRE1 NCLEAR	Next instruction → C-register if MRQ set at previous clock. P-register was incremented during previous ENDE
	(C0-C31) ↗ (D0-D31)	CXMB = DG = /DG/	
	(C1-C7) ↗ (O1-O7)	DXC = PH10 + ...	Next instruction ↗ D-register
	(C8-C11) ↗ (R28-R31)	OXC = PH10 + ...	Opcode of next instruction ↗ O-register
		RXC = PH10 + ...	R field of next instruction ↗ R-register
			Mnemonic: ENDE

(Continued)


Table 3-18. Phase 10 (ENDE) Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR (Cont.)	Change address in P-register as follows: Increment program address unless one of the following conditions is present: EXU instruction I/O service call Interrupt Halt condition PCP INSTR ADDR switch in HOLD position Decrement program address if instruction is to be repeated Enable signal (S/SXD) Set flip-flop LRXD Reset flip-flop NAXRR Branch to PRE1 unless one of the following conditions is present: Trap. If trap, branch to INTRAP phases	 PUC31 = N(FUEXU ENDE) PH10 NHALT NIOSC N(INT KRON) NKAHOLD + ... PDC31 = FUEXU (INT + IOSC) ENDE + FUMMC PH10 NMCZ ENDE (INT + IOSC) + ... (S/SXD) = PH10 + ... S/LRXD = OXC + ... R/LRXD = ... S/NAXRR = N(S/AXRR) (S/AXRR) = PH10 + ... R/NAXRR = ... PRE1EN = N(S/TRAP) N(S/INTRAP) NIOSC NHALT S/NPRE1 = N(S/PRE1) (S/PRE1 = PRE1EN PH10 + ... R/NPRE1 = ... (S/INTRAP) = (S/TRAP) + ... (S/TRAP) = FAFL NRW ENDE NTRAP + ENDE AM CC2 OVERIND + ...	 Point to new instruction in sequence. P-register holds address of instruction just executed + 1 before incrementing Repeat instruction if EXU or MMC was just executed and interrupt or I/O service call is present Preset address for D → S in PRE1 For index operations in PREP phases For index operations in PREP phases Floating-point trap condition Fixed-point arithmetic overflow
			Mnemonic: ENDE

(Continued)

Table 3-18. Phase 10 (ENDE) Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 (Cont.)	<p>Interrupt. If interrupt pending, branch to INTRAP phases</p> <p>I/O service call. If I/O service call pending, branch to I/O phases</p> <p>Halt condition. If HALT flip-flop is set, branch to PCP phases</p> <p>Clear and reset functions</p>	<p>(S/INTRAP) = INT IEN + ...</p> <p>IEN = KRUN PH10 NIOSC</p> <p>(S/IOSC) = SC NSCINH</p> <p>(S/IOEN) = IOSC PH10 NIOINH + ...</p> <p>S/HALT = (S/HALT)</p> <p>(S/HALT) = FUWAIT PH1 + INTRAP PRETR N(FAMT + XPSD) + NKRUN PRE1 NFUEXU</p> <p>BRPCPI = NFUEXU PH10 NIOSC HALT</p> <p>CLEAR = PH10 + ...</p> <p>RESET/A = CLEAR + ...</p>	<p>Interruptible point in instruction specified by signal IEN</p> <p>(S/IOSC) indicates that I/O service call is pending. (S/IOEN) enables branch to I/O phases</p> <p>HALT flip-flop is set previous to PH10</p> <p>General reset terms for various CPU flip-flops</p>
			Mnemonic: ENDE



921172A.3008

Figure 3-123. Preparation Phases General Functions, Block Diagram

Table 3-19. Preparation Phases Sequence

Phase	Function Performed	Signals Involved	Comments
PRE1	One clock long		
T5L	NANLZ \Rightarrow (P15-P31) \rightarrow (B15-B31)	BXP/1 = BRP PRE1 + ...	Move program address from P- to B-register. BRP set during previous instruction execution when B-register contents transferred to P-register
	(D0-D31) \rightarrow (S0-S31)	SXD preset during PH10 of previous instruction	D-register contains current instruction
	NFAIM \Rightarrow (S15-S31) \rightarrow (P15-P31)	PXS = NFAIM PRE1 + ...	Move operand reference address to P-register if not immediate instruction
	Indexed instruction \Rightarrow gating signal INDX	INDX = (C3 + C4 + C5) (C12 + C13 + C14)	C-register contains instruction word. Indexing specified by instruction bits 12 through 14
	(D12-D14) \rightarrow /LR29/-/LR31/	(LR29-LR31) = D12-D14 LRXD + ... S/LRXD = OXC R/LRXD = ...	If indexing specified, place index register address on private memory address lines
	(RR0-RR31) \rightarrow (A0-A31)	NAXRR reset during PH10 of previous instruction	Move displacement value in index register to A-register
	INDX \Rightarrow set flip-flop IX	S/IX = INDX PRE1	
	INDX NFAW \Rightarrow set index alignment flip-flop IXAL	R/IX = (R/IX) (R/IX) = PRE/12 + CLEAR S/IXAL = (S/IXAL) NCLEAR (S/IXAL) = INDX PRE1 NFAW + ...	Index value must be aligned if byte, half-word, or doubleword operation
	C0 \Rightarrow set flip-flop IA	S/IA = C0 PRE1 R/IA = ...	Bit 0 of instruction word specifies indirect addressing
	C0 \Rightarrow set flip-flops MRQ and DRQ	S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = C0 PRE1 NFAIM + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Request for core memory cycle Inhibits transmission of another clock until data release is received from memory
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE1 T5L (Cont.)	Word operation, indexed, without indirect addressing \Rightarrow enable signal (S/SXAPD)	(S/SXAPD) = FAW PRE1 NCO INDX + ...	Preset adder for A plus D \rightarrow S in PRE/12 if unaligned indexing only
	Indexing with byte, halfword, or doubleword operation \Rightarrow enable signal (S/SXA)	(S/SXA) = (S/IXAL) + ...	Preset adder for A \rightarrow S in PRE2
	LI, LCFI \Rightarrow enable signal (S/SXD), sign extension, and branch to PRE4	(S/SXD) = (FULI + FULCFI) PRE1 + ...	Preset adder for D \rightarrow S in PRE/12
		SPIM = (FULI + FULCFI) PRE1 + ...	Sign-pad immediate signal
		S/SPW = SPIM D12	Sign-pad ones if D12 in LI instruction is 1. Bit 1 in load immediate is sign bit
		R/SPW = ...	
		S/SPZ = SPIM ND12	Sign-pad zeros if D12 in load immediate instruction is 0
		R/SPZ = ...	
		BRPRE4 = (FULI + FULCFI) PRE1 NCO NANLZ + ...	PRE2 and PRE3 not entered if no indexing, indirect addressing, or memory access
		Indexing or indirect addressing \Rightarrow branch to PRE2	BRPRE2 = INDX PRE1 + C0 PRE1 + ...
	Enable trap	S/PRETR = PRE1 NANLZ R/PRETR = ...	Permit trap operation in case of nonexistent operation code, unimplemented instruction, or privileged instruction in slave mode
	Set HALT flip-flop if compute switch is moved out of RUN position	S/HALT = (S/HALT) + ... (S/HALT) = NKRUN PRE1 NFUEXU + ... R/HALT = (R/HALT) (R/HALT) = INTRAP1 + NKAS/B PCP2	Halts preparation phases
PRE2 1st Pass DR or T5L	One clock long or sustained until data release IXAL \Rightarrow (A0-A31) \rightarrow (S0-S31)	Adder preset in PRE1	Place index register value in A-register on sum bus
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE2 1st Pass	Byte alignment $\Rightarrow 1/4S \rightarrow A$	AXSR2 = IXAL PRE2 FABYTE + ...	Move index displacement value two bit positions right if byte addressing
DR or T5L (Cont.)	Halfword alignment $\Rightarrow 1/2S \rightarrow A$	AXSR1 = IXAL PRE2 FAHW + ...	Move index displacement value one bit position right if halfword addressing
	Doubleword alignment $\Rightarrow 2S \rightarrow A$	AXSL1 = IXAL PRE2 FADW + ...	Move index displacement value one bit position left if doubleword addressing
	Set flip-flop P32 according to byte count in two least significant bits or halfword count in least significant bit of index displacement value in A-register	S/P32 = A30 AXSR2 + A31 IXAL AXSR1 + ...	A31 contains least significant bit of byte count; A30 contains most significant bit. A30 contains halfword count
	Set flip-flop P33 according to byte count	S/P33 = A31 AXSR2	
	(MB0-MB31) \rightarrow (C0-C31)	CXMB = DG	Read indirect address from memory into C-register
	(C0-C31) \rightarrow (D0-D31)	DXC = IA PRE2 + ...	Move indirect address from C-register into D-register
	IA and not IX \Rightarrow enable signal (S/SXD)	(S/SXD) = IA NIX PRE2	Preset adder for D \rightarrow S in second PRE2
	IA and IX or reference address and IX with alignment \Rightarrow enable signal (S/SXAPD)	(S/SXAPD) = IA IX PRE2 + IXAL PRE2 + ...	Preset adder for A plus D \rightarrow S in second PRE2
Sustain PRE2 if indirect addressing or index alignment	BRPRE2 = IXAL PRE2 + IA PRE2 + ...		
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE2 2nd Pass T5L	<p>One clock long</p> <p>IA \Rightarrow (D0-D31) \longrightarrow (S0-S31)</p> <p>IA and IX or index alignment \Rightarrow</p> <p>(A0-A31) + (D0-D31) \longrightarrow (S0-S31)</p> <p>(S15-S31) $\not\rightarrow$ (P15-P31)</p>	<p>Adder logic preset in first PRE2</p> <p>Adder logic preset in first PRE2</p> <p>PXS = PRE2 + ...</p>	<p>Place indirect address on sum bus</p> <p>Place indirect address plus index displacement or reference address plus index displacement on sum bus</p> <p>Transfer effective address from sum bus into P-register</p>
PRE/12 (PRE1 or PRE2)	<p>PRE/12 is not a phase flip-flop; it is the output of a gate whose simplified equation is as follows:</p> <p>PRE/12 = PRE1 NINDX NCO + PRE2 NIA NIXAL</p> <p>The signal PRE/12 is therefore true during either PRE1 or PRE2 when the phase represents the end of address modification. When either PRE1 or PRE2 is equivalent to PRE/12, the next phase entered is PRE3</p> <p>The following operations take place during either PRE1 or PRE2 if PRE/12 is true during the phase:</p> <p>Reset flip-flop IX</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>R/IX = (R/IX)</p> <p>(R/IX) = PRE/12 + CLEAR</p> <p>S/MRQ = (S/MRQ/2) + (S/MRQ/1) + ...</p> <p>(S/MRQ/2) = PREOPER PRE/12 + ...</p> <p>(S/MRQ/1) = FABRANCH PRE/12 NANLZ</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ)</p> <p>(S/DRQ) = (S/MRQ/2) + (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = OU6 OL7 PRE/12 + ...</p> <p>R/DRQ = ...</p>	<p>Reset index flip-flop</p> <p>Request for core memory cycle. PREOPER is true for instructions that require reading contents of effective address</p> <p>No data release requested by this memory request during a branch instruction</p> <p>Inhibits transmission of another clock until data release is received from memory. Execute instruction is in FABRANCH and therefore requires special setting equation for data request. DRQ is set in PH1 after (S/MRQ (S/MRQ/1)</p>
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE/12 (PRE1 or PRE2) (Cont)	Reset flip-flop NAXRR	$S/NAXRR = N(S/AXRR)$ $(S/AXRR) = PRE/12 + \dots$ $R/NAXRR = \dots$	Preset for transfer of private memory R contents into A-register in PRE3
	Merge one \rightarrow LR lines	$S/NLR31F = N(S/LR31)$ $(S/LR31) = PRE/12 (S/LR31/12) + \dots$ $(S/LR31/12) = (S/LR31/1) + FAMULNH + FASEL + \dots$ $(S/LR31/1) = OU1 OL0 + OU1 OL1 + OU1 OL5 + OU1 OL8 + OU3 OL9 + OU2 OL5$ $R/NLR31F = \dots$	Set odd-numbered address in private memory address lines
	FADW and not LAD or floating-point \Rightarrow merge one into LB lines	$/LR31/ = P31$ $(S/P31/1) = FADW PRE/12 N(O4 O5) (NOU1 OLB) + \dots$	Set odd-numbered address in core memory address lines
	No indexing \Rightarrow (D0-D31) \rightarrow (S0-S31)	(S/SXD) preset in PRE2 first pass or PH10 of previous instruction	Place indirect address or reference address on sum bus
	Indexing \Rightarrow (A0-A31) + (D0-D31) \rightarrow (S0-S31)	$(S/SXAPD)$ preset in PRE1 or first PRE2	Place reference address plus index displacement on sum bus
	(S0-S31) \rightarrow (P0-P31)	$PXS = NFAIM PRE1 + PRE2 + \dots$	Place effective address in P-register if PRE2 or if PRE1 and not immediate instruction
	FAIO \Rightarrow (S0-S31) \rightarrow (D0-D31)	$DXS = FAIO PRE/12 + \dots$	Effective I/O address \rightarrow D-register
	FADW \Rightarrow force zero into S31	$S31INH = FADW PRE/12$	Inhibit least significant bit of address to place even-numbered doubleword address in P-register. This addresses most significant half of doubleword
	Reset flip-flop NT8L	$S/NT8L = N(S/T8L)$ $(S/T8L) = PRE/12 + \dots$ $R/NT8L = + \dots$	Set T8L clock for PRE3

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments																					
PRE/12 (PRE1 or PRE2) (Cont.)	Enable signal (S/SXB) if not immediate instruction Reset flip-flop NPRES	(S/SXB) = PRE/12 NFAIM + ... S/NPRES = N(S/PRES) (S/PRES) = PRE/12 NBR R/NPRES = ...	Preset address for B → S in PRE3 Go to preparation phase PRE3																					
PRE3 T8L or DR	(B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Not word operation ⇒ load byte counter	(S/SXB) preset in PRE/12 PXS = FAST0 NFAIM PRE3 NANLZ + FUWAIT PRE3 NANLZ + FASEL PRE3 NOL7 NANLZ + FUEXU PRE3 NANLZ + FARWD PRE3 NANLZ + FAMDS NFAIM PRE3 NANLZ + ... S/BC0 = NP32 PRE3 NPRES/34 O1 + ... S/BC1 = NP33 PRE3 NPRES/34 OU7 + ...	Return program address to P-register from B-register Byte counter BC0 and BC1 are interpreted as follows: <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th></th> <th>BC0</th> <th>BC1</th> </tr> </thead> <tbody> <tr> <td>Byte 0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Byte 1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Byte 2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Byte 3</td> <td>1</td> <td>1</td> </tr> <tr> <td>Halfword 0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Halfword 1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>		BC0	BC1	Byte 0	0	0	Byte 1	0	1	Byte 2	1	0	Byte 3	1	1	Halfword 0	0	0	Halfword 1	1	0
	BC0	BC1																						
Byte 0	0	0																						
Byte 1	0	1																						
Byte 2	1	0																						
Byte 3	1	1																						
Halfword 0	0	0																						
Halfword 1	1	0																						
			Mnemonic: PREP																					

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE3 T8L or DR (Cont.)	Not word operation \implies set sign extention		
	Set flip-flop SPW	S/SPW = SPIM D12 + FAHW C16 P32 PRE3 SPIM + FAIM PRE3 + ... R/SPW = ...	Sign pad ones if sign is 1. In an immediate instruction (SPIM) bit 12 contains the sign. In a halfword instruction (FAHW) bit 16 contains the sign. P32 indicates halfword 1
	Set flip-flop SPZ	S/SPZ = SPIM ND12 + FAHW NC16 P32 PRE3 + FABYTE P32 P33 PRE3 + ... R/SPZ = ...	Sign-pad zeros if sign is 0. In byte operation this refers only to byte 3 (P32 and P33), when bits 0 through 23 of the contents of register R are to be cleared
	Enable signal (S/SXD)	(S/SXD) = PRE3 BRPRE4 + ...	Preset adder for D \rightarrow S in PRE4
	Set flip-flop PRE4	S/PRE4 = BRPRE4 NCLEAR R/PRE4 = ... BRPRE4 = PRE3 NPRE/34 NANLZ	Branch to PRE4. PRE/34 is true if multiply halfword or word or doubleword operation
	FUMI and FADIVH \implies reset flip-flop NCXS	S/NCXS = N(S/CXS) (S/CXS) = FUMI PRE3 + FADIVH BREPRE4 R/NCSX = ...	Preset for transfer of S \rightarrow C in PRE4
	PREOPER \implies (MB0-MB31) \rightarrow (C0-C31)	CXMB = DG = /DG/	Read contents of effective address, or effective address u 1 if
	(C0-C31) \rightarrow (D0-D31)	DXC = PREOPER PRE3 + ...	doubleword operation, from core memory into D-register via C-register
	(RR0-RR31) \rightarrow (A0-A31)	AXRR set at PRE/12 clock S/A _n - RR _n AXRR NAXRRINH + ...	Read contents of private memory register R into A-register. Inhibit AXRR for given instructions
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE3 T8L or DR (Cont.)		AXRRINH = FASTORE PRE3 OL4 + FAPSD PRE3 + FAST/M PRE3 + FARWD OLC PRE3 + ...	
	STCF \Rightarrow CF \rightarrow (A24-A31)	AXFC = FASTORE PRE3 OL4	Move contents of condition code and floating control flip-flops to A-register if store conditions and floating control instruction
	XPSD \Rightarrow PSW1 \rightarrow (A0-A31)	AXPSW1 = FAPSD PRE3 + ...	Move contents of program status doubleword 1 into A-register for exchange program status doubleword instruction
	PSM, PLM, LM, STM \Rightarrow CC \rightarrow (A28-A31) CC \rightarrow (MC4-MC7)	AXCC = FAST/M O6 (PRE3 + ...)	AXCC places condition code in A-register and macro-counter during specified instructions. Condition code contains number of words
	PSW, PLW \Rightarrow 1 \rightarrow MC	S/MC7 = FAST/M PRE3 NO6	Set one into macro-counter for push word and pull word instructions
	FAIO \Rightarrow 0 \rightarrow LR lines	LRXZ = FUSIO PRE3	Address private memory register 0 to get command doubleword address
	P-1 \rightarrow P	PDC31 = FADW/1 PRE3 + FAST PRE3 + FACOMP PRE3 OUI	Increment P-register to get address of most significant word of doubleword
	FULAD \Rightarrow set flip-flop MRQ	S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FALOAD/A OUI PRE3 + ...	Core memory request if load absolute doubleword instruction
	Set flip-flop DRQ	R/MRQ = ... (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Inhibits transmission of another clock until data release is received from memory
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE3	$P + 1 \rightarrow P$	PUC31 = FULAD PRE3 + ...	Increment P-register to get address of least significant word
T8L or DR (Cont)	Branch to execution phase if PRE/34	See PRE/34	
	Go to PRE4 if not PRE/34	BRPRE4 = PRE3 NPRE/34 NANLZ	
PRE4	One clock long		
T5L	Set sign extension		
	Enable signal (S/SXD)	(S/SXD) = PRE4 (BC=1) + ...	Preset adder for D → S in next PRE4
	Set flip-flop SPW	S/SPW = (S/SPW) + ... (S/SPW) = FAHW D8 (BC=1) PRE4 + ... R/SPW = ...	Sign-pad ones if sign is 1. Flip-flop D8 contains sign when halfword 0 has been moved right eight positions (BC = 1)
	Set flip-flop SPZ	S/SPZ = (S/SPZ) + ... (S/SPZ) = FAHW ND8 (BC = 1) PRE4 + FBYTE (BC = 1) PRE4 + ... R/SPZ = ...	Sign-pad zeros if sign is 0 for halfword operation. Clears bits 0 through 23 for load byte instruction
	(D0-D31) → (S0-S31)	(S/SXD) set in PRE3 or previous PRE4	Propagates are inhibited (SPZ) or enabled (SPZ) or enabled (SPW) upward from sign position. Sign extended value placed in C-register as well as D-register for multiply immediate and divide halfword, and for divide word with even R field
	(S0-S31) → (D0-D31)	DXS = BCZ PRE4 NFULAD + ...	
	(S0-S31) → (C0-C31)	NCXS reset in PRE3	
	FULAD ⇒ (MB0-MB31) → (C0-C31)	CXMB = DG	Read least significant word of doubleword from memory into C-register
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE4	(C0-C31) \rightarrow (D0-D31)	DXC = FULAD PRE4 + ...	Load least significant word into D-register
T5L (Cont.)	P-1 \rightarrow P	PDC31 = FULAD PRE4 + ...	Decrement P-register to get address of most significant word
	Load \Rightarrow down align D-register	DXDR8 = NBCZ PRE4 + ...	For load operation, align byte or halfword to right end of D-register by shifting D-register right one byte at a time until byte counter = 0
	Store \Rightarrow left align A-register	AXAL8 = FASTORE NBCZ PRE4 + FAMT SW2 NBCZ PRE4 + ...	For store operation or for modify and test instructions when R field is nonzero, align A-register left one byte at a time until information is in proper position for effective location (byte count = 0)
	BC \neq 0 \Rightarrow decrement byte counter	BCDC1 = NBCZ PRE4 + ...	Subtract one from byte count during each PRE4 until BC=0, NBCZ false
	Compare byte \Rightarrow 0 \rightarrow (A0-A23)	AXZ/012 = FACOMP/1 OU7 PRE4	Clear lower bit positions of aligned effective byte for comparison with contents of register R
	BC \neq 0 \Rightarrow sustain PRE4	BRPRE4 = PRE4 NBCZ + ...	Repeat PRE4 until byte count = 0 indicates that alignment is complete
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE/34	<p>PRE/34 is not a phase flip-flop; it is the output of a gate whose simplified equation is as follows:</p> $\begin{aligned} \text{PRE/34} = & \text{PRE3 FAWORDW} \\ & \text{NFALOAD/A} \\ & + \text{PRE3 FUMH} \\ & + \text{PRE4 NBC1 NBC0} \\ & \text{NANLZ} \end{aligned}$ <p>The signal PRE/34 is true during the last preparation phase when register alignment is taking place. Signal PRE/34 is true during PRE3 when a branch to an execution phase is to be made, and during PRE4 when the byte count is zero</p> <p>The following operations take place during either PRE3 or PRE4 if PRE/34 is true during the phase:</p> <p>Enable signal (S/AXAPD)</p> <p>Enable signal (S/SXAMD)</p> <p>Enable signal (SXDMA)</p> <p>Enable signal (S/SXA)</p>	<p>(S/SXAPD) = FAADD (PRE/34 + ...)</p> <p>(S/SXAMD) = FASUB (PRE/34 + ...)</p> <p>(S/SXDMA) = FUPLM (PRE3 + ...)</p> <p>(S/SXA) = FASTORE PRE/34 + FAMT (PRE/34 + ...) + FUMMC PRE3 + FUS PRE3 + FAMUL (PRE/34 + ...) + FARWD NRZ (PRE/34 + ...) + ...</p>	<p>Preset adder for A plus D → S to add two operands</p> <p>Preset adder for A minus D → S to subtract one operand from another</p> <p>Preset adder for D minus A → S to check for word count underflow in stack pointer doubleword during pull multiple instruction</p> <p>Preset adder for A → S in first execution phase</p>
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE/ 34 (Cont)	Enable signal (S/SXD)	(S/SXD) = FUINT PRE3 + FALCFP PRE/34 + FALOAD (PRE/34 + ...) + FUXW PRE3 + ...	Preset adder for D → S in first execution phase
	Enable signal (S/SXDM1)	(S/SXDM1) = FUPLW (PRE3 + ...)	Preset adder for D minus 1 → S to check for word count underflow in stack pointer doubleword during pull word instruction
	Enable signal (S/SXDP1)	(S/SXDP1) = FUPSW (PRE3 + ...)	Preset adder for D plus 1 → S to check for word count overflow during push word instruction
	Enable signal (S/SXAP1)	(S/SXAP1) = FUBIR PRE3 + ...	Preset adder for A plus 1 → S to increment contents of register during branch on incrementing register instruction
	Enable signal (S/SXAM1)	(S/SXAM1) = FUBDR PRE3 + ...	Preset adder for A minus 1 → S to decrement register contents during branch on decrementing register instruction
	Enable signal (S/SXMD)	(S/SXMD) = FALOAD/C (PRE/34 + ...)	Preset adder for minus D → S to load two's complement of effective word into private memory during load complement instructions
	Set flip-flop NPRXAD	S/NPRXAD = N(S/PRXAD) N(S/SXAMD/1) (S/PRXAD) = FASEL PRE3 NOL7 + OU4 OLB PRE3 + ... R/NPRXAD = ...	Preset for A AND D → S during AND word and compare and load selective instructions
			Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE/ 34 (Cont)	Reset flip-flop NPRXNAD	$S/NPRXNAD = N(S/PRXNAD) + N(S/SXAPD/1)$ $(S/PRXNAD) = FASEL\ PRE3\ OL7 + \dots$ $R/NPRXNAD = \dots$	Preset adder for NA AND D \rightarrow S to AND complemented mask with effective word during store selective instruction
	Enable signal (S/SXAEORD)	$(S/SXAEORD) = OU4\ OL8\ PRE3$	Preset adder for A \oplus D for exclusive OR operation in exclusive OR word instruction
	Enable signal (S/SXAORD)	$(S/SXAORD) = OU4\ OL9\ PRE3 + \dots$	Preset adder for A OR D \rightarrow S for OR operation during OR word instruction
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + (S/MRQ/2) + (S/MRQ/3) + \dots$	Core memory request, inhibited in PRE3 if analyze instruction
	Set memory request	$(S/MRQ/1) = FUINT\ PRE3 + FUWAIT\ PRE3 + FAS10\ PRE/34 + \dots$	No data release requested. Fetches next instruction during short instructions that do not require use of C-register
	Set data release memory request	$(S/MRQ/2) = FAPSD\ (PRE/34 + \dots) + FAST/M\ PRE3 + NOUO\ OLA$	Fetches next PSW1 in program status doubleword instructions and first word to be loaded in load multiple instruction
	Set flip-flop DRQ	$S/DRQ = (S/DRQ) + NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release is received from memory
	Set delayed data release memory request	$(S/MRQ/3) = [(FADW/1\ (PRE/34 + \dots)) + FACOMP/L\ OU1\ PRE3] + NANLZ + \dots$	Fetches effective word for some doubleword instructions (FADW/1) and compare with limits in memory instruction
Mnemonic: PREP			

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PRE/34 (Cont.)	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Delays setting data request flip-flop until next phase	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + ...	Data request	
	Set flip-flop MBXS	R/DRQ = ... S/MBXS = (S/MBXS) (S/MBXS) = FASTORE PRE/34 + FAMT SW2 PRE/34 + FAPSD PRE3 O7 + ...	Presets for S → MB in first execution phase to place on memory bus information to be stored in core memory	
	Set flip-flop DRQ	R/MBXS = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ...	Data request	
	Enable signal (S/SXB)	(S/SXB) = FUBAL PRE3 + FALOAD/A (PRE/34 + ...) + ...	Preset adder for B → S in first execution phase to place program address in private memory during branch and link instruction and to place program address in P-register during load absolute halfword and word instructions	
	Reset flip-flop NCXS	S/NCXS = N(S/CXS) (S/CXS) = FAST PRE3 + FASEL PRE3 + ...	Preset adder for S → C in first execution phase	
	Reset flip-flop NAXRR	R/NCXS = ... S/NAXRR = N(S/AXRR) (S/AXRR) = PRE3 (FUDW NR31) + ... + FASTORE PRE/34 NO2 + (FAST/M PRE3 NOU0) NOLA + FUMMC PRE3 + ...	Preset logic for transfer of contents of private memory register contents into A-register	
	Merge 1 → LR31	R/NAXRR = ... (S/LR31) = FADW/1 PRE3 NANLZ + FUMMC PRE3 NANLZ	Address odd-numbered private memory register	
				Mnemonic: PREP

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved		Comments
PRE/34 (Cont.)	Set flip-flop RW	S/RW	= FUXW PRE3 NANLZ + FAS11 NOLI (PRE/34 + ...) + FUBAL PRE3 NANLZ + FUBDR PRE3 NANLZ + FUBIR PRE3 NANLZ + ...	Prepare to write into private memory
	FAST \implies set flip-flop SW8	S/SW8 BRSW8	= BRW8 NRESET/A + ... = FAST PRE3 + ...	SW8 identifies PH1 as PH1/A in stack and multiple instructions
	FUMSP \implies set flip-flop SW7	S/SW7 (S/SW7)	= (S/SW7) = FAST PRE3 NO4 + FULAWORDW ND0 PRE/34 + FALOAD/A OU5 ND16 PRE/34 + ...	SW7 indicates first pass through phases in stack and multiple instructions and sign in load absolute instruction
	STM \implies P - 1 \rightarrow P	PDC31	= (FAST/M PRE3 NOU0) NOLA + ...	Obtain address of first core memory location in sequential set during store multiple instruction
	LM \implies R - 1 \rightarrow R	RDC31	= (FAST/M PRE3 NOU0) OLA + ...	Obtain address of first private memory register in sequential set for load multiple instruction
	Reset flip-flop NT11L	S/NT11L (S/T11L)	= N(S/T11L) = FACOMP/1 (PRE/34 + ...) + FAST PRE3 + (ANLZ PRE3) + FACOMP/1 (PRE/34 + ...)	Set clock T11L for PH1
				Mnemonic: PREP

(Continued)


Table 3-19. Preparation Phases Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PRE/ 34 (Cont.)	Set flip-flop PH3	S/PH3 = BRPH3 NCLEAR + ...	Branch to phase 3 for multiply and divide instructions	
		BRPH3 = FAMDS PRE/34 NBRPH5 NANLZ + FAPSD PRE3 NANLZ NANLZ NO7		
		R/PH3 = ...		
	Set flip-flop PH5	S/PH5 = BRPH5 NCLEAR + ...		Branch to phase 5 for analyze and shift instructions
		BRPH5 = ANLZ PRE3 + FUS PRE3 + FUSF PRE3 ND23 + ...		
		R/PH5 = ...		
	Set flip-flop PH6	S/PH6 = (BRPH6 NIOEN) NCLEAR		Branch to phase 6 for if store multiple or modify stack counter instruction
		BRPH6 = FAST/M PRE3 NOU0 NANLZ		
	Set flip-flop PH8	R/PH6 = ...		Branch to phase 8 if modify and test instruction
		S/PH8 = BRPH8 NCLEAR + ...		
	Set flip-flop PH10	BRPH8 = FAMT SW2 PRE/34 + ...		Branch to phase 10 if execute instruction
		R/PH8 = ...		
		S/PH10 = BRPH10 NCLEAR + ...		
		BRPH10 = FUEXU PRE3 NANLZ + ...		
				R/PH10 = ...
			Mnemonic: PREP	

INDIRECT ADDRESSING. When bit position 0 of the instruction word contains a one, indirect addressing is to be performed during the preparation phases. Indirect address flip-flop IA is set during PRE1, the indirect address is read from the contents of the reference location in the first PRE2 and placed in the C- and D-registers. If no indexing is required, this address is the effective address and is transferred to the P-register in the second pass through PRE2. If indexing is specified, the index displacement value is added to the indirect address in the second PRE2, and the resulting effective address is transferred to the P-register. The effective address in the P-register is used to read the operand from memory in PRE3.


The logic used to implement the indirect addressing feature is shown in table 3-19.

INDEXING. Indexing is done in the Sigma 5 computer by adding a displacement value in one of seven index registers to the reference address in the instruction word, or to the indirect address from core memory if indirect addressing is specified. Registers 1 through 7 in the first private memory block are used as index registers. Register 0 is not used for indexing. A nonzero value in the X field causes the contents of the specified index register to be transferred to the A-register for addition to the reference or indirect address in the D-register.



901172A.3000

Figure 3-124. Immediate Instruction Preparation Phases, Flow Diagram



901172A.3001

Figure 3-125. Preparation Phase PRE1, Flow Diagram






Figure 3-126. Preparation Phase PRE2 (Not PRE/12), Flow Diagram



901172A.3003

Figure 3-127. Preparation Phase PRE2 (PRE/12 Time), Flow Diagram



901172A.3004

Figure 3-128. Preparation Phase PRE3, Flow Diagram




Figure 3-129. Preparation Phase PRE4, Flow Diagram

The index registers are used for byte and halfword addressing as well as for memory address displacement. Byte 0 or halfword 0 of any word may be selected simply by using a byte or halfword instruction. If byte 1, 2, or 3 or halfword 1 is desired, indexing must be performed. To address halfword 1 of any word, the X field of the instruction must designate a register that contains a one in its low-order bit position. To address bytes 1, 2, or 3 of a word, the X field of the instruction must designate a register that contains 01, 10, or 11, respectively, in its two low-order bit positions. The significance of the index register contents for various types of addressing is shown in figure 3-130.

Before the contents of the A-register and D-register are added to obtain the effective address, the A-register must be aligned so that the memory address displacement bits match the effective address bits in the D-register. This alignment operation is shown in figure 3-131. In the case of word operation, the index value is properly placed in the A-register as the value comes from private memory.

For byte operation, bit positions 30 and 31 of the index value contain the byte number and should not be added to the core memory address. In PRE2 the A-register contents are shifted right two bit positions so that the least significant bits of the reference address and the address displacement value are aligned. At the time the shift is made, the byte number is transferred to flip-flops P32 and P33. The outputs of these flip-flops are used to set byte counter BC0 and BC1 in PRE3, and the outputs of the counter flip-flops are used in PRE4 to shift the operand in the D-register or the A-register until the specified byte is in the proper position for instruction execution. The logic used to perform byte indexing is described in table 3-19.

For halfword operation, bit position 31 of the index value contains a one if halfword 1 is to be addressed. In PRE2, the A-register contents are shifted right one bit position to align the address displacement value with the reference address or indirect address. At the time the shift is made, if halfword 1 is designated the one in A31 is transferred to flip-flop P32. The output of this flip-flop is used to set the byte counter in PRE3, and the counter outputs are used in PRE4 to shift the operand right in the D-register for load operation, or left in the A-register for store operation, until the specified halfword is in the proper position for instruction execution. The logic used to perform halfword indexing is described in table 3-19.

In doubleword operation, the memory address displacement value is treated as an even number by shifting the A-register left one bit position and clearing A31. Bit 31 of the instruction reference address is ignored. The instruction plus the index value, therefore, always addresses the even-numbered location of the specified doubleword. The odd-numbered location is addressed when required by setting flip-flop P31 during PRE/12. Bit 31 of the effective address is inhibited by S31INH when the effective address is placed on the sum bus in PRE/12. At the same time flip-flop P31 is set for all doubleword instructions except floating-point and load absolute doubleword.

In shift operation, the index value alters the shift count and direction and has nothing to do with addressing.

The detailed logic used to implement the indexing feature is explained in table 3-19.

BYTE COUNTER. The byte counter, BC0 and BC1, is used in preparation phase PRE4 to control the shifting of bytes and halfwords in the A- and D-registers before instruction execution.

For load operation, the effective byte is read into the D-register and moved to the least significant end of the register in PRE4. Byte 0 is shifted eight bit positions to the right three times, byte 1 is shifted right twice, and byte 2 is shifted right once. If the effective byte is byte 0, the counter is loaded with 11; if the effective byte is byte 1, the counter is loaded with 10; if the effective byte is byte 2, the counter is loaded with 01. The counter contents are decreased by one with each pass through PRE4 so that shifting is complete. Byte 3 requires no shifting; therefore, the counter remains in the zero state when byte 3 is addressed.

For halfword load operation, the byte counter remains clear for halfword 1 and is set to 10 for halfword 0. This causes the halfword to be shifted right twice in PRE4 to place it in the least significant half of the register.

For store operation or a modify and test instruction, the effective byte or halfword or the byte or halfword from private memory loaded into the A-register must be shifted left for computation or for storage in the effective memory byte or halfword location. The byte counter is set in the same manner as for load operation. If the effective byte is 0, the byte in A24 through A31 must be shifted left three times; therefore, the byte counter is set to 11. The byte must be shifted twice to reach effective byte location 1 and once to reach byte location 2; therefore, the counter is set to 10 and 01, respectively. Similarly, the byte counter is set to 10 for halfword 0 store or modify and test operation, because two 8-bit shifts are required to move the halfword from the least significant end of the register to the halfword 0 location. During a modify and test instruction, the phase sequence returns to PRE4 for register shifting after some of the execution phases have taken place.

SIGN EXTENSION. Sign extension is required for most immediate and halfword instructions, and the load byte instruction requires clearing the most significant bits of the effective memory location. Preparation for sign extension is done in PRE3 or PRE4 by setting flip-flop SPW for sign-padding ones and flip-flop SPZ for sign-padding zeros. The equations for setting these flip-flops are given in table 3-19 under phases PRE3 and PRE4. The outputs of flip-flops SPW and SPZ are used in the adder propagate logic to generate ones or zeros where needed.




Figure 3-130. Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations




Figure 3-131. Index Register Alignment for Effective Address Computation

The following equations illustrate the generation of propagate terms in the adder and their use in sign extension. Bits 0 through 7 of the sum bus are used as an example.

$$\begin{aligned}
 S0-S7 &= P0-PR7 \\
 P0-PR7 &= (A0 D0)-(A7 D7) PRXAD/0 \\
 &\quad + (A0 ND0)-(A7 ND7) PRXAND/0 \\
 &\quad + (NA0 D0)-(NA7 D7) PRXNAD/0 \\
 &\quad + (NA0 ND0)-(NA7 ND7) PRXNAND/0 \\
 PRXAD/0 &= PRXAD/1B N(SPZ NDIS) \\
 PRXAD/1B &= N(NFAIM (PZ NDIS)) \\
 PRXAND/0 &= PRXAND/1A \\
 PRXAND/1A &= N(NPRXAND NDIS NSPW)
 \end{aligned}$$

$$\begin{aligned}
 PRXNAD/0 &= PRXNAD/1B N(SPZ NDIS) \\
 PRXNAD/1B &= N(NFAIM SPZ NDIS) \\
 PRXNAND/0 &= (PRXNAND + SPW) NDIS
 \end{aligned}$$

Therefore:

$$\begin{aligned}
 SPZ &\Rightarrow NPRXAD/0 NPRXAND/0 \\
 &\quad NPRXNAD/0 NPRXNAND/0 \\
 SPW &\Rightarrow PRXAD/0 PRXAND/0 \\
 &\quad PRXNAD/0 PRXNAND/0
 \end{aligned}$$

If SPZ is true, the propagates for bits 0 through 7 of the sum bus are disabled regardless of the states of A- and D-register flip-flops 0 through 7, and the propagates are unconditionally enabled if SPW is true. This causes zeros to be placed on sum bus bits 0 through 7 if SPZ is true and ones to be placed in the same bits if SPW is true. This type of logic operates for bits 8 through 15, except that the logic differs for immediate instructions, since only bits 8 through 11 are affected.

3-60 Family of Load Instructions (FALOAD)

LOAD IMMEDIATE (LI; 22). The LI instruction extends the sign (bit 12) of the value field of the instruction word (bits 12 through 31) 12 bit positions to the left and loads the 32-bit result into private memory register R.

General. This instruction is of the immediate addressing type. Therefore, the value field in the instruction word contains an operand which is used as part of the instruction execution. Sign extension is executed in the preparation phases to produce a 32-bit effective word.

Condition Codes. If the effective word is positive and not zero, condition code flip-flop CC3 is set. If the effective word is negative, condition code flip-flop CC4 is set. Both flip-flops CC3 and CC4 are reset if the effective word is zero.

Load Immediate Phase Sequences. Preparation phases for the LI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Table 3-20 lists the detailed logic sequence during the LI execution phases.

Table 3-20. Load Immediate Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : Value field_{SE}</p> <p>(D) : Value field_{SE}</p> <p>(P) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXD) = FALOAD (PRE/34 + PH2) + ...</p> <p>FALOAD = NOU0 OL2</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 NOU1</p> <p>FAS11/1 = FALOAD + ...</p> <p>R/MRQ = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 (PRE/34 + PH2) NOLI + ...</p> <p>R/RW = ...</p>	<p>Sign-extended value field of instruction word</p> <p>Address of next instruction in sequence</p> <p>Preset adder for D → S in PH1</p> <p>Core memory request for next instruction in sequence</p> <p>Preset to write value field into private memory register R in PH1</p>
PH1 T8EN (OR T11L)	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>→ (R0-RR31)</p> <p>Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) NS0</p> <p>TESTS = FAS11 (PH1 + PH3) + ...</p> <p>R/CC3 = TESTS + ...</p>	<p>Transfer value field into private memory register R</p> <p>Set condition codes if applicable</p>
			Mnemonic: LI (22)

(Continued)

Table 3-20. Load Immediate Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 Enable clock T8 if R is in register blocks 0-3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4-15 Branch to PH10	S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ... T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 + ... R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + ... R/DRQ = ...	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LI (22)

LOAD BYTE (LB; 72, F2). The LB instruction loads the effective byte into bit positions 24 through 31 of private memory register R and clears bit positions 0 through 23 of the register.

General. The effective byte is transferred to the D-register during the load byte PREP phases. If the effective byte is not located in bits 24 through 31 (byte position 3) of the word, the byte is shifted one, two, or three bytes to the right to place the byte in byte position 3. Zeros are then placed in bit positions 0 through 23. The 32-bit

result is transferred to private memory register R during execution phase PH1.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10.

Load Byte Phase Sequences. Preparation phases for the LB instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-21 lists the detailed logic sequence during the LB execution phases.

Table 3-21. Load Byte Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : EB</p> <p>(D) : EB</p> <p>(P) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXD) = FALOAD (PRE34/ + PH2) + ...</p> <p>FALOAD = NOU0 OL2</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 + ...</p> <p>FAS11/1 = FALOAD + ...</p> <p>R/MRQ = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 (PRE/34 + PH2) NOL1 + ...</p> <p>R/RW = ...</p>	<p>Effective byte</p> <p>Address of next instruction in sequence</p> <p>Preset to place EB on sum bus</p> <p>Core memory request for next instruction in sequence</p> <p>Prepare to write EB into private memory register R</p>
PH1 T8EN (OR T11L)	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>→ (RR0-RR31)</p> <p>Set flip-flop CC3 if at least one bit in EB is a one; otherwise reset CC3</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) NS0</p> <p>TESTS = FAS11 (PH1 + PH3) + ...</p> <p>R/CC3 = TESTS + ...</p>	<p>Transfer effective word to private memory register R</p>
			Mnemonic: LB (72, F2)

(Continued)

Table 3-21. Load Byte Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Reset flip-flop CC4 Enable clock T8 if R is in register blocks 0-3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4-15 Branch to PH10	S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ... T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 + ... R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + ... R/DRQ = ...	CC4 does not set because S0 = 0 T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LB (72, F2)

LOAD HALFWORD (LH; 52, D2). The LH instruction loads the sign-extended effective halfword into private memory register R.

General. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The 32-bit result is transferred to private memory register R during execution phase PH1.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Halfword Phase Sequences. Preparation phases for the LH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-22 lists the detailed logic sequence during all LH execution phases.

LOAD WORD (LW; 32, B2). The LW instruction loads the effective word into private memory register R. Condition codes are set as in the LH instruction.

Load Word Phase Sequences. Preparation phases for the LW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-22 lists the detailed logic sequence during all LW execution phases.

Table 3-22. Load Word and Load Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : EW (D) : EW</p> <p>(P) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXD) = FALOAD (PRE/34 + PH2) + ...</p> <p>FALOAD = NOU0 OL2</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 + ...</p> <p>FAS11/1 = FALOAD + ...</p> <p>R/MRQ = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 (PRE/34 + PH2) NOL1 + ...</p> <p>R/RW = ...</p>	<p>Effective word (in half-word instructions, D contains sign-extended effective halfword)</p> <p>Address of next instruction in sequence</p> <p>Preset adder for D → S in PH1</p> <p>Core memory request for next instruction in sequence</p> <p>Prepare to write EW into private memory register R</p>
PH1 T8EN (OR T11L)	<p>One clock long</p> <p>(D0-D31) → (S0-S31) → (RR0-RR31)</p> <p>Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) NS0</p> <p>TESTS = FAS11 PH1 + ...</p> <p>R/CC3 = TESTS + ...</p>	<p>Transfer effective word to private memory register R</p> <p>Set condition codes if applicable</p>
			<p>Mnemonic: LW (32, B2) LH (52, D2)</p>

(Continued)

Table 3-22. Load Word and Load Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 Enable clock T8 if R is in register blocks 0-3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4-15. Branch to PH10	S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ... T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 + ... R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + ... R/DRQ = ...	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LW (32, B2) LH (52, D2)

LOAD DOUBLEWORD (LD; 12, 92). The LD instruction loads the least significant word (bits 32 through 63) of the effective doubleword into private memory register R₁ and the most significant word (bits 0 through 31) of the effective doubleword is loaded into private memory register R.

If the R field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register R contains the most significant word of the doubleword (since it is the last to be loaded).

Condition Codes. If the effective doubleword is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Doubleword Phase Sequences. Preparation phases for the LD instruction are the same as the general PREP phases for doubleword instructions, described in paragraph 3-59. Table 3-23 lists the detailed logic sequence during all LD execution phases.

Table 3-23. Load Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(D) : ED_{LSW}</p> <p>(C) : ED_{LSW}</p> <p>(P) : ED_{MSW} address</p> <p>(B) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p> <p>Set flip-flop RW</p> <p>Reset flip-flop NLR31F</p>	<p>(S/SXD) = FALOAD (PRE/34 + PH2) + ...</p> <p>FALOAD = NOU0 OL2</p> <p>S/MRQ = (S/MRQ/3) + ...</p> <p>(S/MRQ/3) = FADW/1 PRE/34 + ...</p> <p>FADW/1 = OUI FAS11</p> <p>FAS11 = FAS11/1 + ...</p> <p>FAS11/1 = FALOAD + ...</p> <p>R/MRQ = ...</p> <p>S/NMRQP1 = N(S/MRQ/3)</p> <p>R/NMRQP1 = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 PRE/34 NOL1 + ...</p> <p>R/RW = ...</p> <p>S/NLR31F = N(S/LR31)</p> <p>(S/LR31) = FADW/1 (NANLZ PRE3) + ...</p> <p>R/NLR31F = ...</p>	<p>Least significant word of effective doubleword</p> <p>Address of most significant word of effective doubleword</p> <p>Address of next instruction in sequence</p> <p>Preset adder for D → S in PH1</p> <p>Preset to fetch most significant word of doubleword from memory</p> <p>Used to delay setting flip-flop DRQ</p> <p>Prepare to write least significant word of effective doubleword into private memory register Ru1</p> <p>Force a one on private memory address line LR31 during PH1 to select private memory register Ru1</p>
PH1	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(OR T11L) → (RW0-RW31)</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p>	<p>Transfer least significant word of effective doubleword to private memory register Ru1</p>
			<p>Mnemonic: LD (12, 92)</p>

(Continued)

Table 3-23. Load Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH1 T8EN (OR T11L) (Cont.)	Set condition codes	S/CC3 = SGTZ TESTS + ... (See PH3) SGTZ = (S0 + S1 + ... + S31) NS0 TESTS = FAS11 PH1 + ... R/CC3 = TESTS S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ...	Condition codes set at this time but have no significance. They are set again during PH3	
	Reset flip-flop NSXBF	S/NSXBF = N(S/SXB) (S/SXB) = FADW/1 PH1 + ... R/NSXBF = ...	Preset logic for B → S in PH2	
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = FADW/1 PH1 + ... R/NAXRR = ...	No significance during LD	
	Enable clock T8 if R and Ru1 are in register blocks 0-3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 8-15	T8EN = NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW. T11L is enabled by REU and RW	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = MRQP1 + ... R/DRQ = ...	Inhibits transmission of another clock until data release received from core memory	
	PH2 DR	One clock long (MB0-MB31) → (C0-C31) → (D0-D31)	CXMB = DG = /DG/ DXC = FADW/1 PH2 + ...	Read most significant word of doubleword into C-register and transfer to D-register
		(B0-B31) → (S0-S31) → (P15-P31)	SXB = NDIS SXBF + ... SXBF = Set at PH1 clock PXS = FADW/1 PH2 + ...	Transfer program address to P-register
		Enable signal (S/SXD)	(S/SXD) = FALOAD PH2 + ... S/RW = (S/RW/1) + ... (S/RW/1) = FAS11 PH2 NOL1 R/RW = ...	Preset adder for D → S in PH3 Prepare to write most significant word of effective doubleword into register R
		Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FADW/1 PH2 R/MRQ = ...	Core memory request for next instruction
			Mnemonic: LD (12, 92)	

(Continued)

Table 3-23. Load Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Prepare to set DRQ at end of PH3
PH3 T8EN (OR T11L)	One clock long (D0-D31) → (S0-S31) ↗ → (RW0-RW31) Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3 Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 Enable clock T8 if R and Ru1 are in register blocks 0-3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 4-15 Branch to PH10	SXD = Set at PH2 clock Adder logic set at PH2 clock RWXS/0-RWXS/3 = RW + ... RW = Set at PH2 clock S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) NS0 TESTS = FAS11 PH3 + ... R/CC3 = TESTS + ... S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ... T8EN = NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR) BRPH10 = FADW/1 PH3 + ... S/PH10 = BRPH10 NCLEAR-1 R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + MRQP1 + ... R/DRQ = ...	Write most significant word of effective doubleword into private memory register R Set condition codes if applicable T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LD (12, 92)

LOAD COMPLEMENT HALFWORD (LCH; 5A, DA). The LCH instruction loads the sign-extended effective halfword into private memory register R.

General. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LCH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The two's complement of the 32-bit result is transferred to private memory register R during execution phase PH1.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is non-zero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Complement Halfword Phase Sequences. Preparation phases for the LCH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-24 lists the detailed logic sequence during all LCH execution phases.

Table 3-24. Load Complement Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : EH_{SE}</p> <p>(D) : EH_{SE}</p> <p>(P) : Program address</p> <p>Enable signal (S/SXMD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXMD) = FALOAD/C PRE/34 + ...</p> <p>FALOAD/C = OLA O3</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 + ...</p> <p>FAS11/1 = FALOAD/C + ...</p> <p>R/MRQ = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 (PRE/34 + PH2) NOL1 + ...</p> <p>FAS11 = FAS11/1 + ...</p> <p>R/RW = ...</p>	<p>Sign-extended effective halfword</p> <p>Address of next instruction in sequence</p> <p>Preset adder for $-D \rightarrow S$ in PH1</p> <p>Prepare to read next instruction</p> <p>Preset to transfer two's complemented effective halfword into private memory register R during PH1</p>
PH1 T8EN (OR T11L)	<p>One clock long</p> <p>$-(D0-D31) \rightarrow (S0-S31) \rightarrow$ $(RW0-RW31)$</p> <p>Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3</p>	<p>Adder logic set at last PREP clock</p> <p>$RWXS/0-RWXS/3 = RW + ...$</p> <p>RW = Set at last PREP clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) NS0</p> <p>TESTS = FAS11 (PH1 + PH3) + ...</p> <p>R/CC3 = TESTS + ...</p>	<p>Transfer two's complemented effective halfword into private memory register R</p> <p>Set condition codes if applicable</p>
			Mnemonic: LCH (5A, DA)

(Continued)

Table 3-24. Load Complement Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 Enable clock T8 if R is in register blocks 0-3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4-15 Branch to PH10 Set flip-flop DRQ	S/CC4 = TESTS NFACOMP S0 + ... R/CC4 = TESTS T8EN = NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR) BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 + ... R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + ... R/DRQ = ...	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LCH (5A, DA)

LOAD COMPLEMENT WORD (LCW; 3A, BA). The LCW instruction loads the two's complemented effective word into private memory register R.

Condition Codes. If the result in the R-register is zero, the condition codes are set to X000. If the result is negative, the condition code flip-flops are set to XX01. A positive result produces condition code flip-flop settings of X010. Overflow can only occur if the effective word is -2^{31} (X'80000000'). Overflow is indicated by setting flip-flop CC1 to produce condition code settings of X101.

Trap Conditions. A trap to memory location X'43' occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Word Phase Sequences. Preparation phases for the PCW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all LCW execution phases.

Table 3-25. Load Complement Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(D) : EW</p> <p>(P) : Program address</p> <p>Enable signal (S/SXMD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXMD) = FALOAD/C PRE/34 + ...</p> <p>FALOAD/C = OLA O3</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 + ...</p> <p>FAS11/1 = FALOAD/C + ...</p> <p>R/MRQ = ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = FAS11 (PRE/34 + PH2) NOL1 + ...</p> <p>FAS11 = FAS11/1 + ...</p> <p>R/RW = ...</p>	<p>Effective word</p> <p>Next instruction in sequence</p> <p>Preset adder for -D → S in PH1</p> <p>Prepare to read next instruction</p> <p>Preset to transfer two's complemented effective word into private memory register R during PH1</p>
PH1 T8EN (OR T11L)	<p>One clock long</p> <p>-(D0-D31) → (S0-S31)</p> <p>↗ → (RW0-RW31)</p> <p>Set flip-flop CC2 if overflow occurs; otherwise reset CC2</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>S/CC2 = (S00 ⊕ S0) PROBOVER + ...</p> <p>PROBOVER = FALOAD/C PH1 NO1-1 + ...</p> <p>R/CC2 = PROBOVER + ...</p>	<p>Transfer two's complemented effective word into private memory register R</p> <p>Set condition codes if applicable. Fixed-point overflow only occurs in this operation when the effective word to be complemented is -2^{31} (X'8000000')</p>
			Mnemonic: LCW (3A, BA)

(Continued)

Table 3-25. Load Complement Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH1 T8EN (OR T11L) (Cont.)	Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ...		
		SGTZ = (S0 + S1 + ... + S31) NS0		
		TESTS = FAS11 PH1 + ...		
	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4	R/CC3 = TESTS + ...		
		S/CC4 = S0 TESTS NFACOMP + ...		
	Enable clock T8 if R is in register blocks 0-3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4-15	R/CC4 = ...		
		T8EN = NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)		T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
		Branch to PH10		
	Set flip-flop DRQ	BRPH10 = FAS10 PH1 + ...		Inhibits transmission of another clock until data release received from core memory
		S/PH10 = BRPH10 NCLEAR-1 + ...		
R/PH10 = ...				
PH10 DR	ENDE functions	S/DRQ = (S/DRQ) NCLEAR-2		
		(S/DRQ) = BRPH10 + ...		
		R/DRQ = ...		
		See table 3-18		
			Mnemonic: LCW (3A, BA)	

LOAD COMPLEMENT DOUBLEWORD (LCD; 1A, 9A). The LCD instruction loads the two's complement of the effective doubleword into private memory registers R and Ru1. If the R field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register R contains the most significant word of the doubleword (since it is the last to be loaded).

Condition Codes. If the two's complemented result is zero, the condition code flip-flops are set to X000. If the result is nonzero and positive, the condition code flip-flops are set to X010. A negative result produces condition code flip-flop settings of XX01. Overflow can only occur if the effective doubleword is -2^{63} (X'8000000000000000').

Overflow is indicated by setting flip-flop CC1, to produce condition code settings of X101.

Trap Conditions. A trap to memory location X'43' occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Doubleword Phase Sequences. Preparation phases for the LCD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Table 3-26 lists the detailed logic sequence during all LCD execution phases.

Table 3-26. Load Complement Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : ED_{LSW}</p> <p>(D) : ED_{LSW}</p> <p>(P) : ED_{MSW} address</p> <p>(B) : Program address</p> <p>Enable signal (S/SXMD)</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p> <p>Set flip-flop RW</p> <p>Reset flip-flop NLR31F</p>	<p>(S/SXMD) = FALOAD/C PRE/34 + ... FALOAD/C = OLA O3</p> <p>S/MRQ = (S/MRQ) + ... (S/MRQ) = (S/MRQ/3) (S/MRQ/3) = FADW1 (PRE/34 + PH2) + ... FADW1 = OUI FAS11 FAS11 = FAS11/1 + ... FAS11/1 = FALOAD + ...</p> <p>S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...</p> <p>S/RW = (S/RW/1) + ... (S/RW/1) = FAS11 PH2 NOL1 + ... R/RW = ...</p> <p>S/NLR31F = N(S/LR31) (S/LR31) = FADW/1 (NANLZ PRE3) + ... R/NLR31F = ...</p>	<p>Least significant word of effective doubleword</p> <p>Least significant word of effective doubleword</p> <p>Address of most significant word of effective doubleword</p> <p>Address of next instruction in sequence</p> <p>Preset adder for -D → S in PH1</p> <p>Memory request for most significant word of effective doubleword</p> <p>Used to delay setting flip-flop DRQ</p> <p>Prepare to write least significant word of two's complemented doubleword into private memory register Ru1</p> <p>Force a one on private memory address line LR31 during PH1 to select private memory register Ru1</p>
PH1 T8 (OR T11L)	<p>One clock long</p> <p>-(D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>Reset flip-flop NSXBF</p>	<p>Adder logic set at last PREP clock RWXS/0-RWXS/3 = RW + ... RW = Set at last PREP clock</p> <p>S/NSXBF = N(S/SXB) (S/SXB) = FADW/1 PH1 + ... R/NSXBF = ...</p>	<p>Transfer two's complemented least significant word of effective doubleword to private memory register Ru1</p> <p>Preset logic for B → S in PH2</p>
			Mnemonic: LCD (1A, 9A)

(Continued)

Table 3-26. Load Complement Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8 (OR T11L) (Cont.)	<p>Set flip-flop SW0 if result is not equal to zero</p> <p>Set flip-flop FL3 if end carry</p> <p>Enable clock T8 if R and Ru1 are in register blocks 0-3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 4-15</p> <p>Set flip-flop DRQ</p>	<p>S/SW0 = NS0031Z (S/SW0/NZ) + ... NS0031Z = (S0 + S1 + ... + S31) (S/SW0/NZ) = K00HOLD + ... R/SW0 = RESET/A + ... S/FL3 = K00 K00HOLD R/FL3 = N(FUSF PH8 + FUS PH5)</p> <p>T8EN = NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = MRQP1 + ... R/DRQ = ...</p>	<p>SW0 is used in PH3 to set CC3. CC2 through CC4 may be set in this phase, but action is meaningless since they are also set in PH3</p> <p>K00 is end carry from complementing the least significant word of the effective doubleword. Flip-flop NK31 will be reset in PH2 if end carry exists</p> <p>T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW</p> <p>Inhibits transmission of another clock until data release received from core memory</p>
PH2 DR	<p>One clock long</p> <p>(MB0-MB31) → (C0-C31) → (D0-D31)</p> <p>(B0-B31) → (S0-S31) (S15-S31) → (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Enable signal (SXMD)</p> <p>Reset flip-flop NK31 if there was end carry in PH1; if no end carry, set flip-flop NK31 with N(S/K31/1)</p> <p>Set flip-flop RW</p>	<p>CXMB = DG = /DG/ DXC = FADW/1 PH2 + ...</p> <p>SXB = SXBF NDIS + ... SXBF = Set at PH1 clock PXS = FADW/1 PH2 + ...</p> <p>S/BRP = FADW/1 PH2 + ... R/BRP = PRE1 NFAIM + ... (S/SXMD) = FALOAD/C PH2 + ...</p> <p>S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1) (S/K31) = FADW/1 PH2 + ... (S/K31/1) = K00 (S/K31/3) + ... (S/K31/3) = N(FADW/1 PH2 NFL3) + ...</p> <p>S/RW = (S/RW/1) + ... (S/RW/1) = FAS11 PH2 NOL1 + ... R/RW = ...</p>	<p>Read most significant word of doubleword into C-register and clock into D-register</p> <p>Transfer program address to P-register</p> <p>Signifies that program address is in P-register</p> <p>Preset adder for -D → S in PH3</p> <p>Provides carry to complementing of most significant word of effective doubleword</p> <p>Prepare to write two's complemented most significant word of effective doubleword into private memory register R</p>
			Mnemonic: LCD (1A, 9A)

(Continued)

Table 3-26. Load Complement Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Set flip-flop MRQ Reset flip-flop NMRQP1	S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FADW/1 (PRE/34 + PH2) R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Core memory request for next instruction in sequence Used to delay setting DRQ
PH3 T8EN (OR T11L)	One clock long -(D0-D31) → (S0-S31) ↗ → (RW0-RW31) Set flip-flop CC2 if overflow occurs; otherwise reset CC2. Fixed point overflow occurs if the effective word to be complemented is -2^{63} ('800 ... 00') Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3 Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 Enable clock T8 if R and Ru1 are in register blocks 0-3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 4-15 Branch to PH10 Set flip-flop DRQ	RWXS/0-RWXS/3 = RW + ... RW = Set at PH2 clock S/CC2 = (S00 ⊕ S0) PROBOVER + ... PROBOVER = FALOAD/C PH3 NO1-1 R/CC2 = PROBOVER + ... S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31 + SW0 + ...) NS0 TESTS = FAS11 PH3 + ... R/CC3 = TESTS + ... S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ... T8EN = NT5EN NT11 N(SXADD/1) N(RW REU) N(REU AXRR) BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + MRQP1 + ... R/DRQ = ...	Write two's complemented most significant word of doubleword into private memory register R Set condition codes if applicable SW0 was set in PH1 if two's complement of least significant word of effective doubleword was nonzero T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LCD (1A, 9A)

LOAD CONDITIONS AND FLOATING CONTROL (LCF; 70, F0). If bit position 10 of the instruction word is a one, LCF loads bit positions 0 through 3 of the effective byte into condition code flip-flops CC1 through CC4. If bit position 11 of the instruction word is a one, LCF loads bits 5 through 7 of the effective byte into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Phase Sequences. Preparation phases for the LCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-27 lists the detailed logic sequence during all LCF execution phases.

LOAD CONDITIONS AND FLOATING CONTROL IMMEDIATE (LCFI, 02). If bit position 10 of the instruction word is a one, LCFI loads bit positions 24 through 27 of the instruction word into condition code flip-flops CC1 through CC4. If bit position 11 of the instruction word is a one, LCFI loads bit positions 29 through 31 of the instruction word into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Immediate Phase Sequences. Preparation phases for the LCFI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Table 3-28 lists the detailed logic sequence during all LCFI execution phases.

Table 3-27. Load Conditions and Floating Control Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EB</p> <p>(D) : EB</p> <p>(R) : R field of instruction word</p> <p>(P) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p>	<p>(S/SXD) = FALCFP PRE/34 + ...</p> <p>FALCFP = FALCF + ...</p> <p>FALCF = OU7 OLO + ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 NOU1</p> <p>FAS11/1 = FALCF + ...</p> <p>R/MRQ = ...</p>	<p>Effective byte (C24-C31)</p> <p>Effective byte (D24-D31)</p> <p>The R field of the instruction word contains the two control bits, 10 and 11</p> <p>Address of next instruction in sequence</p> <p>Preset adder for D → S in PH1</p> <p>Core memory request for next instruction in sequence</p>
PH1 T5L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S24-S27) → (CC1-CC4)</p>	<p>Adder logic set at last PREP clock</p> <p>S/CC1 = S24 CCXS/3 + ...</p> <p>⋮</p> <p>S/CC4 = S27 CCXS/3 + ...</p> <p>R/CC1-R/CC4 = (R/CC) + ...</p> <p>(R/CC) = CCXS/3 + ...</p> <p>CCXS/3 = FALCF PH1 R30</p>	<p>Load condition code bits from effective byte into CC1 through CC4, providing bit 10 is a one. (R30 holds bit 10 of instruction word)</p>
			Mnemonic: LCF (70, F0)

(Continued)

Table 3-27. Load Conditions and Floating Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont.)	S29 \rightarrow FS S30 \rightarrow FZ S31 \rightarrow FNF Branch to PH10 Set flip-flop DRQ	S/FS = S29 FCXS + ... R/FS = FCXS + ... FCXS = FALCF PH1 R31 S/FZ = S30 FCXS + ... R/FZ = FCXS + ... S/FNF = S31 FCXS + ... R/FNF = FCXS + ... BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR-1 + ... R/PH10 = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + ... R/DRQ = ...	Load floating-point mode control bits from effective byte into FS, FZ, and FNF, providing bit 11 is a one. (R31 holds bit 11 of instruction word) Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LCF (70, F0)

Table 3-28. Load Conditions and Floating Control Immediate Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (C) : Value field _{SE} (D) : Value field _{SE} (R) : R field of instruction (P) : Program address		Sign-extended value field of instruction word Sign-extended value field of instruction word The R field of instruction word contains the two control bits, bits 10 and 11 Address of next instruction in sequence
			Mnemonic: LCFI (02)

(Continued)

Table 3-28. Load Conditions and Floating Control Immediate Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Enable signal (S/SXD) Set flip-flop MRQ	$(S/SXD) = FALCFP\ PRE/34 + \dots$ $FALCFP = FALCF + \dots$ $FALCF = FULCFI + \dots$ $S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FAS10\ PRE/34 + \dots$ $FAS10 = FAS11/1\ NOU1$ $FAS11/1 = FALCF + \dots$ $R/MRQ = \dots$	Preset adder for $D \rightarrow S$ in PH1 Core memory request for next instruction in sequence
PH1 T5L	One clock long $(D0-D31) \rightarrow (S0-S31)$ $(S24-S27) \rightarrow (CC1-CC4)$ $S29 \rightarrow FS$ $S30 \rightarrow FZ$ $S31 \rightarrow FNF$ Branch to PH10 Set flip-flop DRQ	Adder logic set at last PREP clock $S/CC1 = S24\ CCXS/3 + \dots$ \vdots $S/CC4 = S27\ CCXS/3 + \dots$ $R/CC1-R/CC4 = (R/CC) + \dots$ $(R/CC) = CCXS/3 + \dots$ $CCXS/3 = FALCF\ PH1\ R30$ $S/FS = S29\ FCXS + \dots$ $R/FS = FCXS + \dots$ $FCXS = FALCF\ PH1\ R31$ $S/FZ = S30\ FCXS + \dots$ $R/FZ = FCXS + \dots$ $S/FNF = S31\ FCXS + \dots$ $R/FNF = FCXS + \dots$ $BRPH10 = FAS10\ PH1 + \dots$ $S/PH10 = BRPH10\ NCLEAR-1 + \dots$ $R/PH10 = \dots$ $S/DRQ = (S/DRQ)\ NCLEAR-2$ $(S/DRQ) = BRPH10 + \dots$ $R/DRQ = \dots$	Load condition code bits from value field into CC1 through CC4, providing bit 10 is a one. (R30 holds bit 10 of instruction word) Load floating-point mode control bits from value field into FS, FZ, and FNF, providing bit 11 is a one. (R31 holds bit 11 of instruction word) Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LCFI (02)

LOAD REGISTER POINTER (LRP; 2F, AF). The LRP instruction loads bits 24 through 27 of the effective word into flip-flops RP24 through RP27, respectively. These flip-flops correspond to bits 56 through 59 of the program status doubleword. If the computer contains less than the maximum number of 16 blocks of general registers, it is possible to load the pointer with a value that points to a nonexistent register block. If the pointer is loaded with such a value,

all ones are generated when a register of the nonexistent block is addressed by the R field of a subsequent instruction.

Load Register Pointer Phase Sequences. Preparation phases for the LRP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-29 lists the detailed logic sequence during all LRP execution phases.

Table 3-29. Load Register Pointer Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(P) : Program address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p>	<p>(S/SXD) = FALCFP PRE/34-A + ...</p> <p>FALCFP = FULRP + ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34</p> <p>FAS10 = FAS11/1 NOU1</p> <p>FAS11/1 = FULRP + ...</p> <p>FULRP = OU2 OLF</p> <p>R/MRQ = ...</p>	<p>Effective word</p> <p>Effective word (bit positions 24 through 27 contain the number of the current register block to be loaded into register RP)</p> <p>Address of next instruction in sequence</p> <p>Preset adder for D → S in PH1</p> <p>Core memory request for next instruction in sequence</p>
PH1 T5L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S24-S27) → (RP24-RP27)</p> <p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at last PREP clock</p> <p>S/RP24 = S24 RPXS + ...</p> <p>⋮</p> <p>S/RP27 = S27 RPXS + ...</p> <p>R/RP24-R/RP27 = RPXS</p> <p>RPXS = FULRP PH1-F + ...</p> <p>BRPH10 = FAS10 PH1 + ...</p> <p>S/PH10 = BRPH10 NCLEAR-1</p> <p>R/PH10 = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR-2</p> <p>(S/DRQ) = BRPH10 + ...</p> <p>R/DRQ = ...</p>	<p>Transfer bits 24 through 27 of effective word to register RP</p> <p>Inhibits transmission of another clock until data release received from core memory</p>
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LRP (2F, AF)

3-61 Family of Load Absolute Instructions (FALOAD/A)

LOAD ABSOLUTE HALFWORD (LAH, 5B, DB). The LAH instruction extends the sign of the effective halfword 16 bit positions to the left and takes the absolute value of the resulting 32-bit number. The absolute value equals the number when the sign is positive or the two's complement when the sign is negative. The absolute value is then loaded into private memory register R. Examples of an LAH are:

EH	111111111101110 (-18 ₁₀)
Sign-extended EH	111111111111111111111111111101110 (-18 ₁₀)
Absolute value	00000000000000000000000010010 (18 ₁₀)
R	00000000000000000000000010010 (18 ₁₀)

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is non-zero, the condition codes are set to XX10. A nonzero result is always positive.

LAH Phase Sequence. LAH preparation phases are the same as the general PREP phases for halfword instructions as described in paragraph 3-59. Figure 3-132 shows the simplified phase sequence for the instruction during

execution and table 3-31 lists the detailed logic sequence during the LAH execution phases.

LOAD ABSOLUTE WORD (LAW, 3B, BB). The LAW instruction loads the absolute value of the effective word into private memory register R. The absolute value equals the effective word if the sign of the effective word is positive. If the effective word is negative, the absolute value equals the two's complement of the effective word.

Overflow. Fixed-point arithmetic overflow occurs if the effective word is -2^{31} (1000...000) since recomplementing produces a positive number too large to be held in a 32-bit register. Overflow causes a trap to memory location X'43' after execution of LAW if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction in sequence is executed.

Condition Codes. If the R-register result is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10. Flip-flop CC2 of the condition codes is set if fixed-point arithmetic overflow occurs.

Load Absolute Word Phase Sequence. LAW preparation phases are the same as the general PREP phases for word instructions as described in paragraph 3-59. Figure 3-133 shows the simplified phase sequence for the instruction during execution. Table 3-31 lists the detailed logic sequence during all LAW execution phases.




Figure 3-132. Load Absolute Halfword Phases


Table 3-30. Load Absolute Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EH, sign-extended</p> <p>(D) : EH, sign-extended</p> <p>(A) : RR (not used)</p> <p>(P) : EH address</p> <p>(B) : Program address</p> <p>Set flip-flop SW7 if EH positive</p> <p>Reset flip-flop NSXBF</p>	<p>S/SW7 = FALOAD/A ND16 OU5 PRE/34 + ...</p> <p>R/SW7 = RESET/A + ...</p> <p>S/NSXBF = N(S/SXB)</p> <p>(S/SXB) = FALOAD/A PRE/34 + ...</p> <p>R/NSXBF = ...</p>	<p>Effective halfword, with sign-extended 16 bit positions to the left. In two's complement form if negative</p> <p>Contents of private memory register R. Not used during this instruction</p> <p>Effective halfword address</p> <p>Address of next instruction in sequence</p> <p>Flip-flop SW7 stores polarity of EH for computing absolute value in PH2</p> <p>Preset logic for B → S in PH1</p>
PH1 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) → (P15-P31)</p> <p>If sign-extended EH positive, enable signal (S/SXD)</p> <p>If sign-extended EH negative, enable signal (S/SXMD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p> <p>Set flip-flop BRP</p>	<p>SXB = NDIS SXBF + ...</p> <p>SXBF = Set at last PREP clock</p> <p>PXS = FALOAD/A PH1 NOU1 + ...</p> <p>(S/SXD) = FALOAD/A PH1 SW7 + ...</p> <p>(S/SXMD) = FALOAD/A PH1 NSW7 + ...</p> <p>S/MRQ = (S/MRQ/3) + ...</p> <p>(S/MRQ/3) = FALOAD/A PH1 + ...</p> <p>R/MRQ = ...</p> <p>S/RW = FALOAD/A PH1 + ...</p> <p>R/RW = ...</p> <p>S/BRP = FALOAD/A PH1 NOU1 + ...</p> <p>R/BRP = PRE1 NFAIM + INTRAP1 + ...</p>	<p>Transfer program address to P-register</p> <p>Preset adder for D → S in PH2. Sign-extended effective halfword equals absolute value</p> <p>Preset adder for -D → S in PH2. Sign-extended effective halfword two's complemented to find absolute value</p> <p>Core memory request for next instruction in sequence</p> <p>Prepare to write result into private memory</p> <p>Signifies that program address is in P-register</p>
			Mnemonic: LAH (5B, DB)

(Continued)

Table 3-30. Load Absolute Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T8L	<p>One clock long</p> <p>If sign-extended EH positive</p> <p>(D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>If sign-extended EH negative</p> <p>-(D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>Set flip-flop CC3 if (S0-S31) is nonzero; otherwise reset CC3</p> <p>Reset flip-flop CC4</p> <p>Enable clock T8L</p> <p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at PH1 clock</p> <p>RWXS/0-RWXS/3 = RW + ... RW = Set at PH1 clock</p> <p>Adder logic set at PH1 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) = N(S0 NFACOMP) + ... TESTS = FALOAD/A PH2 + ...</p> <p>R/CC3 = TESTS + ...</p> <p>R/CC4 = ...</p> <p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p> <p>BRPH10 = FALOAD/A PH2 NOU1 + ...</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p> <p>S/DRQ = BRPH10 NCLEAR + ...</p> <p>R/DRQ = ...</p>	<p>Transfer absolute value to private memory register R</p> <p>Transfer absolute value to private memory register R</p> <p>Absolute value nonzero</p> <p>S0 must be a zero; absolute value never negative</p> <p>CC4 is always zero</p> <p>T5EN disabled by signal RW</p> <p>Inhibits transmission of another clock until data release signal from core memory</p>
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LAH (5B, DB)



901172A.3023

Figure 3-133. Load Absolute Word Phases

Table 3-31. Load Absolute Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): EW</p> <p>(D): EW</p> <p>(A): RR (not used)</p> <p>(P): EW address</p> <p>(B): Program address</p> <p>Set flip-flop SW7 if EW positive</p> <p>Reset flip-flop NSXBF</p>	<p>$S/SW7 = FULAWORDW\ ND0\ PRE/34 + \dots$</p> <p>$FULAWORDW = FALOAD/A\ NO1$</p> <p>$R/SW7 = RESET/A + \dots$</p> <p>$S/NXSXB = N(S/SXB)$</p> <p>$(S/SXB) = FALOAD/A\ PRE/34 + \dots$</p> <p>$R/NXSXB = \dots$</p>	<p>Effective word. May be positive or negative</p> <p>Effective word</p> <p>Contents of private memory register R. Not used during this instruction</p> <p>Effective word address</p> <p>Address of next instruction in sequence</p> <p>Flip-flop SW7 stores polarity of effective word for computing absolute value in PH2</p> <p>Preset logic for $B \rightarrow S$ in PH1</p>
			Mnemonic: LAW (3B, BB)

(Continued)

Table 3-31. Load Absolute Word Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments
PH1 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) → (P15-P31)</p> <p>Set flip-flop BRP</p> <p>If EW positive, enable signal (S/SXD)</p> <p>If EW negative, enable signal (S/SXMD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>SXB = NDIS SXBF + ...</p> <p>SXBF = Set at last PREP clock</p> <p>PXS = FALOAD/A PH1 NOU1 + ...</p> <p>S/BRP = FALOAD/A PH1 NOU1 + ...</p> <p>R/BRP = PRE1 NFAIM + INTRAP1 + ...</p> <p>(S/SXD) = FALOAD/A PH1 SW7 + ...</p> <p>(S/SXMD) = FALOAD/A PH1 NSW7 + ...</p> <p>S/MRQ = (S/MRQ/3) + ...</p> <p>(S/MRQ/3) = FALOAD/A PH1 + ...</p> <p>R/MRQ = ...</p> <p>S/RW = FALOAD/A PH1 + ...</p> <p>R/RW = ...</p>	<p>Transfer program address to P-register</p> <p>Signifies that program address is in P-register</p> <p>Preset adder for D → S in PH2. Effective word equals absolute value</p> <p>Preset adder for -D → S in PH2. Effective word two's complemented to find absolute value</p> <p>Core memory request for next instruction in sequence</p> <p>Prepare to write result in private memory</p>
PH2 T8L	<p>One clock long</p> <p>If EW positive (D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>If EW negative -(D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>Set flip-flop CC2 if arithmetic overflow; otherwise reset CC2</p> <p>Set flip-flop CC3 if (S0-S31) is nonzero; otherwise reset CC3</p> <p>Reset flip-flop CC4</p> <p>Enable clock T8L</p>	<p>Adder logic set at PH1 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH1 clock</p> <p>Adder logic set at PH1 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>S/CC2 = (S00 ⊕ S0) PROBOVER + ...</p> <p>PROBOVER = FALOAD/A PH2 NO1 + ...</p> <p>R/CC2 = PROBOVER + ...</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) = N(S0 NFACOMP) + ...</p> <p>TESTS = FALOAD/A PH2 + ...</p> <p>R/CC3 = TESTS + ...</p> <p>R/CC4 = ...</p> <p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p>	<p>Transfer absolute value to private memory register R</p> <p>Transfer absolute value to private memory register R</p> <p>Arithmetic overflow occurs during LAW only for effective word 100 ... 00 (-2³¹). Two's complementing produces +2³¹ and overflow into sign bit position. TRAP flip-flop is set during ENDE if overflow exists and arithmetic mask is a one</p> <p>CC3 indicates absolute value is nonzero</p> <p>CC4 is always zero</p> <p>T5EN is disabled by signal RW</p>
			Mnemonic: LAW (3B, BB)

(Continued)

Table 3-31. Load Absolute Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T8L (Cont.)	Branch to PH10 Set flip-flop DRQ	BRPH10 = FALOAD/A PH2 NOU1 + ... S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ... S/DRQ = BRPH10 NCLEAR + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LAW (3B, BB)

LOAD ABSOLUTE DOUBLEWORD (LAD, 1B, 9B). The LAD instruction loads the absolute value of the effective doubleword into private memory. The absolute value equals the effective doubleword if the sign of the effective doubleword is positive. If the effective doubleword is negative, the absolute value equals the two's complement of the effective doubleword. If the R field of the instruction is even, the most significant half of the absolute value is transferred to private memory register R and the least significant half to private memory register Ru1. If the R field of the instruction word is odd, only the most significant half of the absolute value is transferred to private memory register R. Examples of an LAD with both an even and odd R field are:




Overflow. Fixed-point arithmetic overflow occurs if the effective doubleword is -2^{63} (100000...000) since recomplementing produces a positive number too large to be held in two 32-bit registers. Overflow causes a trap to memory location X'43' after execution of LAD if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction sequence is executed.

Condition Codes. LAD condition code settings are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	<u>Absolute Value of ED</u>
X	0	0	0	Zero - no overflow
X	0	1	0	Nonzero - no overflow
X	1	0	0	Overflow

LAD Phase Sequence. LAD preparation phases are the same as the general PREP phases for doubleword instructions as described in paragraph 3-59. Figure 3-134 shows the simplified phase sequence for the instruction during execution and table 3-32 lists the detailed logic sequence during all LAD execution phases.



901172A.3025

Figure 3-134. Load Absolute Doubleword Phases

Table 3-32. Load Absolute Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): ED_{LSH}</p> <p>(D): ED_{LSH}</p> <p>(A): RR (not used)</p> <p>(P): ED_{MSH} address</p> <p>(B): Program address</p> <p>Set flip-flop SW7 if ED positive</p>	<p>S/SW7 = FULAWORDW ND0 PRE/34 + ...</p> <p>FULAWORDW = FALOAD/A NO1</p> <p>R/SW7 = RESET/A + ...</p>	<p>Least significant half of effective doubleword</p> <p>Least significant half of effective doubleword</p> <p>Contents of private memory register R. Not used during this instruction</p> <p>Address of most significant half of effective doubleword</p> <p>Address of next instruction in sequence</p> <p>Flip-flop SW7 stores sign of effective doubleword for computing absolute value in PH2. When SW7 is set, D0 is sign bit of most significant half of doubleword</p>
			Mnemonic: LAD (1B, 9B)

(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Reset flip-flop NSXBF	$S/NXSXB = N(S/SXB)$ $(S/SXB) = FALOAD/A \text{ PRE}/34 + \dots$ $R/NXSXB = \dots$	Preset logic for $B \rightarrow S$ in PH1
PH1 T5L	One clock long $(B0-B31) \rightarrow (S0-S31)$ If ED is positive, enable signal (S/SXD) If ED is negative, enable signal $(S/SXMD)$ Set flip-flop MRQ Reset flip-flop NMRQP1 Set flip-flop RW Reset flip-flop NLR31F	$SXB = NDIS \text{ SXBF} + \dots$ $SXBF = \text{Set at last clock}$ $(S/SXD) = FALOAD/A \text{ PH1 SW7} + \dots$ $(S/SXMD) = FALOAD/A \text{ PH1 NSW7} + \dots$ $S/MRQ = (S/MRQ/3) + \dots$ $(S/MRQ/3) = FALOAD/A \text{ PH1} + \dots$ $R/MRQ = \dots$ $S/NMRQP1 = N(S/MRQ/3)$ $R/NMRQP1 = \dots$ $S/RW = FALOAD/A \text{ PH1} + \dots$ $R/RW = \dots$ $S/NLR31F = N(S/LR31)$ $(S/LR31) = FULAD \text{ PH1} + \dots$ $R/NLR31F = \dots$	Meaningless for this instruction Preset adder for transferring least significant half of effective doubleword to sum bus in PH2. Effective doubleword equals absolute value Preset adder for $-D \rightarrow S$ in PH2. Effective doubleword two's complemented for absolute value Core memory request for most significant half of effective doubleword. Flip-flop DRQ set on next clock Delays setting flip-flop DRQ Prepare to write least significant half of result in private memory register Ru1 Force a one on private memory address line LR31 during PH2 to select private memory register Ru1
PH2 T8L	One clock long If ED is positive, $(D0-D31) \rightarrow (S0-S31) \rightarrow (RW0-RW31)$ If ED is negative, $-(D0-D31) (S0-S31) \rightarrow (RW0-RW31)$ Reset flip-flop NSXBF	Adder logic set at PH1 clock $RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{Set at PH1 clock}$ Adder logic set at PH1 clock $RWXS/0-RWXS/3 = RW + \dots$ $S/NXSXB = N(S/SXB)$ $(S/SXB) = FALOAD/A \text{ PH2} + \dots$ $R/NXSXB = \dots$	Transfer absolute value of least significant half of doubleword to private memory register Ru1 Transfer absolute value of least significant half of doubleword to private memory register Ru1 Preset logic for $B \rightarrow S$ in PH3
			Mnemonic: LAD (1B, 9B)

(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T8L (Cont.)	<p>Set flip-flop SW0 if (S0-S31) nonzero</p> <p>Set flip-flop FL3 if end carry</p> <p>Enable clock T8L</p> <p>Set flip-flop DRQ</p>	<p>$S/SW0 = NS0031Z (S/SW0/NZ) + \dots$ $NS0031Z = (S0 + S1 + \dots + S31)$ $(S/SW0/NZ) = K00HOLD + \dots$ $K00HOLD = FALOAD/A PH2 + \dots$</p> <p>$R/SW0 = \dots$</p> <p>$S/FL3 = K00 K00HOLD + \dots$ $R/FL3 = \dots$</p> <p>$T8EN = NT5EN NT11L N(SXADD/1 RW)$ $N(RW REU) N(REU AXRR)$ $NT5EN = RW + \dots$</p> <p>$S/DRQ = MRQP1 + \dots$ $R/DRQ = \dots$</p>	<p>Sets CC3 in PH4. CC2, CC3, CC4 if set are meaningless</p> <p>K00 is end carry; results when effective doubleword is negative and least significant half is 000...000</p> <p>T5 is disabled by signal RW</p> <p>MRQP1 set on previous clock. DRQ inhibits transmission of another clock until data release signal received from core memory</p>
PH3 DR	<p>One clock long</p> <p>(B0-B31) \longrightarrow (S0-S31) (S15-S31) $\not\rightarrow$ (P15-P31)</p> <p>Set flip-flop BRP</p> <p>(MB0-MB31) \longrightarrow (C0-C31) $\not\rightarrow$ (D0-D31)</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p> <p>Set flip-flop RW</p>	<p>$SXB = NDIS SXBF + \dots$ $SXBF = \text{Set at PH2 clock}$ $PXS = FALOAD/A PH3 + \dots$</p> <p>$S/BRP = FADW/1 PH2 + \dots$ $R/BRP = PRE1 NFAIM + INTRAP1 + \dots$</p> <p>$CXMB = DG = /DG/$ $DXC = FALOAD/A PH3 + \dots$</p> <p>$S/MRQ = (S/MRQ/3) + \dots$ $(S/MRQ/3) = FALOAD/A PH3 + \dots$ $R/MRQ = \dots$</p> <p>$S/MRQP1 = N(S/MRQ/3)$ $R/MRQP1 = \dots$</p> <p>$S/RW = FALOAD/A PH3 + \dots$ $R/RW = \dots$</p>	<p>Transfer program address to P-register</p> <p>Signifies that program address is in P-register</p> <p>Transfer most significant half of effective doubleword to D-register</p> <p>Core memory request for next instruction in sequence</p> <p>Delays setting flip-flop DRQ. DRQ set on next clock</p> <p>Prepare to write most significant half of result into private memory register R</p>
			Mnemonic: LAD (1B, 9B)

(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 DR (Cont.)	<p>If ED positive, enable signal (S/SXD)</p> <p>If ED negative, enable signal (S/SXMD)</p> <p>Reset flip-flop NK31 if end carry occurred in PH2; if no end carry, set flip-flop NK31 with N(S/K31/1)</p>	<p>(S/SXD) = FALOAD/A PH3 SW7 + ...</p> <p>(S/SXMD) = FALOAD/A PH3 NSW7 + ...</p> <p>S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1)</p> <p>(S/K31/1) = K00 (S/K31/3) + ...</p> <p>(S/K31/3) = N(FALOAD/A PH3 NFL3) + ...</p> <p>R/NK31 = ...</p>	<p>Preset adder for transferring most significant half of effective doubleword to sum bus in PH4. Effective doubleword equals absolute value</p> <p>Preset adder for -D → S in PH4. Most significant half of effective doubleword two's complemented to find absolute value</p> <p>Occurs if effective doubleword negative. Setting K31 provides a carry to most significant half of effective doubleword complemented in PH4</p>
PH4 T8L	<p>One clock long</p> <p>If ED positive (D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>If ED negative -(D0-D31) → (S0-S31) → (RW0-RW31)</p> <p>Set flip-flop CC2 if arithmetic overflow; otherwise reset CC2</p> <p>Set flip-flop CC3 if (S0-S31) nonzero; otherwise reset CC3</p> <p>Reset flip-flop CC4</p>	<p>Adder logic set at PH3 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH3 clock</p> <p>Adder logic set at PH1 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>S/CC2 = (S00 ⊕ S0) PROBOVER + ...</p> <p>PROBOVER = FALOAD/A PH2 NO1 + ...</p> <p>R/CC2 = PROBOVER + ...</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (NS3263Z + S0 + S1 + ... + S31) NS0 + ...</p> <p>TESTS = FALOAD/A PH4 + ...</p> <p>NS3263Z = SW0 + ...</p> <p>R/CC3 = TESTS + ...</p> <p>R/CC4 = ...</p>	<p>Transfer absolute value of most significant half of doubleword to private memory register R</p> <p>Transfer absolute value of most significant half of doubleword to private memory register R</p> <p>Arithmetic overflow during LAD when effective doubleword 100...00 (-2⁶³). Two's complementing produces +2⁶³ and overflow into sign bit position. TRAP flip-flop is set during ENDE if overflow exists and arithmetic mask is a one</p> <p>CC3 indicates absolute value is nonzero</p> <p>CC4 always zero for LAD</p>
			Mnemonic: LAD (1B, 9B)

(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T8L (Cont.)	Enable clock T8L Branch to PH10 Set flip-flop DRQ	$T8EN = NT5EN \cdot NT11L \cdot N(SXADD/1 \cdot RW)$ $N(RW \cdot REU) \cdot N(REU \cdot AXRR)$ $NT5EN = RW + \dots$ $BRPH10 = FALOAD/A \cdot PH2 \cdot NOU1 + \dots$ $S/PH10 = BRPH10 \cdot NCLEAR + \dots$ $R/PH10 = \dots$ $S/DRQ = BRPH10 \cdot NCLEAR + MRQP1 + \dots$ $R/DRQ = \dots$	T5EN is disabled by signal RW Inhibits transmission of another clock until data release signal received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: LAD (1B, 9B)

3-62. Family of Store Instructions (FASTORE)

STORE BYTE (STB; 75, F5). The STB instruction stores the least significant byte (bit positions 24 through 31) of private memory register R into the effective byte location.

Store Byte Phase Sequences. Preparation phases for the STB instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-33 lists the detailed logic sequence during all STB execution phases.

Table 3-33. Store Byte Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RR, byte aligned</p> <p>(B) : Program address</p> <p>(P) : Effective byte address</p> <p>Set flip-flop MRQ and flip-flop MBXS</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop DRQ</p>	<p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE PRE/34 + ...</p> <p>FASTORE = FASTORE/3 + FUXW/1</p> <p>FASTORE/3 = NO6 O5 NO4 O3</p> <p>R/MRQ = ...</p> <p>S/MBXS = (S/MBXS)</p> <p>R/MBXS = ...</p> <p>(S/SXA) = FASTORE PRE/34 + ...</p> <p>S/DRQ = (S/MBXS) + ...</p> <p>R/DRQ = ...</p>	<p>Contents of private memory register R, with least significant byte shifted to byte position of the effective byte</p> <p>Address of next instruction in sequence</p> <p>Prepare to store byte in effective byte location</p> <p>Prepare to gate byte from sum bus to memory bus</p> <p>Preset adder for A → S in PH1</p> <p>Inhibits transmission of another clock until data release signal received from core memory</p>
PH1 DR	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S7) → (MB0-MB7)</p> <p>OR</p> <p>(S8-S15) → (MB8-MB15)</p> <p>OR</p> <p>(S16-S23) → (MB16-MB23)</p> <p>OR</p> <p>(S24-S31) → (MB24-MB31)</p>	<p>Adder logic set at last PREP clock</p> <p>S/MBXS/0 = NP32 NP33 FABYTE EXC + ...</p> <p>R/MBXS/0 = DRQ</p> <p>FABYTE = O1 O2 O3</p> <p>S/MBXS/1 = NP32 P33 FABYTE EXC + ...</p> <p>R/MBXS/1 = DRQ</p> <p>S/MBXS/2 = P32 NP33 FABYTE EXC + ...</p> <p>R/MBXS/2 = DRQ</p> <p>S/MBXS/3 = P32 P33 FABYTE EXC + ...</p> <p>R/MBXS/3 = DRQ</p>	<p>Byte from bit positions 24 through 31 of private memory register R transferred to effective byte location</p>
			Mnemonic: STB (75, F5)

(Continued)

Table 3-33. Store Byte Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 DR (Cont.)	Branch to PH9	BRPH9 = FASTORE NFASTORE/1 PH1 + ... FASTORE/1 = FUSTD + FUXW/1 S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ Enable signal (S/SXA)	SXB = PXSXB NDIS + ... PXSXB = PH9 NFAFL NFAMDS PXS = PXSXB + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = NINTRAP2 PXSXB + ... R/MRQ = ... S/DRQ = BRPH10 + ... R/DRQ = ... (S/SXA) = FASTORE PH9 + ...	Transfer program address to P-register Signifies that program address is in the P-register Core memory request for next instruction in sequence Inhibits transmission of another clock until data release signal received from core memory Preset address for A → S in PH10
PH10 DR	Sustained until data release (A0-A31) → (S0-S31) ENDE functions	Adder logic set at PH9 clock	Not used for STB
			Mnemonic: STB (75, F5)

STORE HALFWORD (STH; 55, D5). The STH instruction stores the contents of bit positions 16 through 31 of the private memory register specified in the R field of the instruction in the effective halfword location. If the information in register R exceeds halfword data limits, condition code flip-flop CC2 is set to one; otherwise, CC2 is reset to zero.

Store Halfword Phase Sequences. Preparation phases for the STH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-34 lists the detailed logic sequence during all STH execution phases.

STORE WORD (STW; 35, B5). The STW instruction stores the contents of the private memory register specified in the R field of the instruction into the effective word location.

Store Word Phase Sequences. Preparation phases for the STW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-35 lists the detailed logic sequence during all STW execution phases.

Table 3-34. Store Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : RR, halfword aligned</p> <p>(B) : Program address</p> <p>(P) : Effective halfword address</p> <p>Set flip-flop MRQ</p> <p>Enable signal (S/MBXS)</p> <p>Set flip-flop DRQ</p> <p>Reset flip-flop NAXRR</p> <p>Enable signal (S/SXA)</p>	<p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE PRE/34 + ...</p> <p>FASTORE = NO6 O5 NO4 O3</p> <p>R/MRQ = ...</p> <p>S/MBXS = (S/MBXS)</p> <p>R/MBXS = ...</p> <p>S/DRQ = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FASTORE PRE/34 NO2 + ...</p> <p>R/NAXRR = ...</p> <p>(S/SXA) = FASTORE PRE/34 + ...</p>	<p>Contents of private memory register R, with bits 16 thru 31 shifted to halfword position of the effective halfword</p> <p>Address of next instruction in sequence</p> <p>Prepare to store halfword in effective halfword location</p> <p>Prepare to gate halfword from sum bus to memory bus</p> <p>Data request, inhibiting transmission of another clock until data release received from memory</p> <p>Prepare to read from private memory register R</p> <p>Preset adder for A → S in PH1</p>
PH1 DR	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (MB0-MB31)</p> <p>(RR0-RR31) → (A0-A31)</p> <p>Branch to PH9</p>	<p>Adder preset at last PREP clock</p> <p>MBXS set at last PREP clock</p> <p>AXRR set at last PREP clock</p> <p>BRPH9 = FASTORE NFASTORE/1 PH1 + ...</p> <p>S/PH9 = BRPH9 NCLEAR + ...</p> <p>R/PH9 = ...</p>	<p>Store halfword in effective halfword location in core memory</p> <p>Read private memory register R into A-register</p>
			Mnemonic: STH (55, D5)

(Continued)

Table 3-34. Store Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L	<p>One clock long (B0-B31) → (S0-S31)</p> <p>(S15-S31) ↗ (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>Enable signal (S/SXA)</p>	<p>SXB = PXSXB NDIS + ...</p> <p>PXSXB = PH9 NFAFL NFAMDS</p> <p>PXS = PXSXB + ...</p> <p>S/BRP = PXSXB + ...</p> <p>R/BRP = PRE1 NFAIM + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = NINTRAP2 PXSXB</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>(S/SXA) = FASTORE PH9 + ...</p>	<p>Transfer program address from B-register to P-register for access of next instruction</p> <p>Signifies that program address is in P-register</p> <p>Request for next instruction in sequence</p> <p>Data request, inhibiting transmission of another clock until data release received from core memory</p> <p>Preset adder for A → S in PH10</p>
PH10 DR	<p>Sustained until data release (A0-A31) → (S0-S31)</p> <p>Set condition code flip-flop CC2 if S0-S16 ≠ 0 or all 1's</p> <p>Reset flip-flop CC2 if set conditions are not met</p> <p>ENDE functions</p>	<p>Adder preset in PH9</p> <p>S/CC2 = N(S0016Z + S0016W) (FUSTH ENDE) + ...</p> <p>R/CC2 = (R/CC2/1) + ...</p> <p>(R/CC2/1) = FUSTH ENDE + ...</p>	<p>Place contents of private memory register R on sum bus for data limit check</p> <p>If most significant halfword in private memory word does not contain all zeros or all ones, the halfword data limits are exceeded and CC2 must be set. All zeros or all ones represent the sign extension of number in bit positions 16 through 31</p> <p>Reset CC2 if data limits are not exceeded</p>
			Mnemonic: STH (55, D5)

Table 3-35. Store Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RR</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Set flip-flop MRQ</p> <p>Enable signal (S/MBXS)</p> <p>Set flip-flop DRQ</p> <p>Enable signal (S/SXA)</p>	<p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE PRE/34 + ...</p> <p>FASTORE = NO6 O5 NO4 O3</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>(S/SXA) = FASTORE PRE/34 + ...</p>	<p>Contents of private memory register R</p> <p>Address of next instruction in sequence</p> <p>Prepare to store word in effective word location</p> <p>Data request, inhibiting transmission of another clock until data release received from core memory</p> <p>Preset adder for A → S in PH1</p>
PH1 DR	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (MB0-MB31)</p> <p>Branch to PH9</p>	<p>Adder logic set at last PREP clock</p> <p>MBXS = Set at last PREP clock</p> <p>BRPH9 = FASTORE NFASTORE/1 PH1 + ...</p> <p>S/PH9 = BRPH9 NCLEAR + ...</p> <p>R/PH9 = ...</p>	<p>Store word in core memory at effective location</p>
PH9 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) → (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>SXB = PXSXB + ...</p> <p>PXSXB = PH9 NFAFL NFAMDS</p> <p>PXS = PXSXB + ...</p> <p>S/BRP = PXSXB + ...</p> <p>R/BRP = PRE1 NFAIM + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = NINTRAP2 PXSXB + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) + ...</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Transfer program address to P-register for access of next instruction</p> <p>Signifies that program address is in P-register</p> <p>Request for next instruction in sequence</p> <p>Data request, inhibiting transmission of another clock until data release received from core memory</p>
			Mnemonic: STW (35, B5)


(Continued)

Table 3-35. Store Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: STW (35, B5)

STORE DOUBLEWORD (STD; 15, 95). The STD instruction stores the contents of private memory register R into the 32 high-order bit positions of the effective doubleword location. The contents of private memory register Ru1 are stored in the 32 low-order bit positions of the effective doubleword location.

Store Doubleword Phase Sequences. Preparation phases for STD are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-135 shows the simplified phase sequence for the STD instruction during execution. Table 3-36 lists the detailed logic sequence during all STD execution phases.



901172A. 3031

Figure 3-135. Store Doubleword Phases

Table 3-36. Store Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RRu1</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Set flip-flop MRQ Enable signal (S/MBXS)</p> <p>Set flip-flop DRQ</p> <p>Enable signal (S/SXA)</p> <p>Reset flip-flop NAXRR</p>	<p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE PRE/34 + ...</p> <p>FASTORE = FASTORE/3 + FUXW/1</p> <p>FASTORE/1 = FUSTD + FUXW/1</p> <p>FUSTD = OU1 FASTORE/3</p> <p>FASTORE/3 = NO6 O5 NO4 O3</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>(S/SXA) = FASTORE PRE/34 + ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FASTORE PRE/34 NO2 + ...</p> <p>R/NAXRR = ...</p>	<p>Contents of private memory register Ru1</p> <p>Address of next instruction in sequence</p> <p>Least significant word location of effective doubleword location</p> <p>Prepare to store least significant word in least significant word location</p> <p>Inhibits transmission of another clock until data release received from core memory</p> <p>Preset adder for A → S in PH1</p> <p>Preset for private memory register R → A-register in PH1</p>
PH1 DR	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (MB0-MB31)</p> <p>(RR0-RR31) → (A0-A31)</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop MRQ Enable signal (S/MBXS)</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at last PREP clock</p> <p>MBXS = Set at last PREP clock</p> <p>AXRR = Set at last PREP clock</p> <p>(S/SXA) = FASTORE/1 PH1 + ...</p> <p>FASTORE/1 = FUSTD + ...</p> <p>FUSTD = OU1 FASTORE/3</p> <p>FASTORE/3 = O3 NO4 O5 NO6</p> <p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE/1 PH1 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MBXS)</p> <p>R/DRQ = ...</p>	<p>Store contents of private memory register Ru1 in 32 low-order bits of effective doubleword location</p> <p>Transfer contents of private memory register R to A-register</p> <p>Preset adder for A → S in PH2</p> <p>Request for core memory cycle</p> <p>Data request, inhibiting transmission of another clock until data release received from memory</p>
			Mnemonic: STD (15, 95)

(Continued)

Table 3-36. Store Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 DR (Cont.)	Reset flip-flop P31	PDC31 = FASTORE PH1 OUI	Decrement P-register by 1 to obtain most significant word location
PH2 DR	Sustained until data release (A0-A31) → (S0-S31) (S0-S31) → (MB0-MB31) Branch to PH9	Adder logic set at PH1 clock MBXS = Set at PH1 clock BRPH9 = FASTORE PH2 + ...	Store contents of private memory register R in 32 high-order bits of effective doubleword location
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ	SXB = PXSXB + ... PXSXB = PH9 NFAFL NFAMDS PXS = PXSXB + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = NINTRAP2 PXSXB R/MRQ = ... S/DRQ = (S/MRQ/2) + ... R/DRQ = ...	Transfer program address to P-register for access of next instruction Signifies that program address is in P-register Request for next instruction in sequence Data request, inhibiting transmission of another clock until data release received from memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: STD (15, 95)

STORE CONDITIONS AND FLOATING CONTROL (STCF; 74, F4). The STCF instruction stores the current condition code and the current values of the floating significance (FS), floating zero (FZ), and floating normalize (FN) bits of the program status doubleword in the effective byte location. CC1 through CC4 are stored in bit positions 0 through 3 of the effective byte location. FS, FZ, and FN are stored in bit positions 5, 6, and 7, respectively. Bit position 4 is a zero.

Store Conditions and Floating Control Phase Sequences. Preparation phases for the STCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-37 lists the detailed logic sequence during all execution phases of the instruction.

ADD WORD TO MEMORY (AWM; 66, E6). The AWM instruction adds the contents of register R to the effective word and stores the sum in the effective word location.

Condition Codes. If the result in the effective word location is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Flip-flop CC1 is set if there is a carry from bit position 0.

Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in the effective memory location remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Word to Memory Phase Sequences. Preparation phases for the AWM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all AWM execution phases.

Table 3-37. Store Conditions and Floating Control

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (A) : Byte-aligned CC, FS, FZ, and FN bits of program status doubleword (B) : Program address (P): Effective byte address		Address of next instruction in sequence
	Disable signal AXRRINH	AXRRINH = FASTORE PRE3 O14 + ... FASTORE = NO6 O5 NO4 O3	Transfer of R→A is an automatic function in PRE3
	Enable signal AXFC	AXFC = FASTORE PRE4 NBCZ	Enable transfer of condition code and floating control bits to A-register
	(CC1-CC4)→(A24-A27)	S/A24 = CC1 AXFC + ... S/A25 = CC2 AXFC + ... S/A26 = CC3 AXFC + ... S/A27 = CC4 AXFC + ...	Transfer CC and FC
	FS→A29 FZ→A30 FNF→A31	S/A29 = FS AXFC + ... S/A30 = FZ AXFC + ... S/A31 = FNF AXFC + ...	
	Left align A-register	AXAL8 = FASTORE PRE4 NBCZ + ...	Move condition code and floating control bits left the number of bytes specified by index register. Byte count in BC0 and BC1 is decremented with each shift
	Set flip-flop MRQ	S/MRQ = (S/MBXS) + ...	
	Enable signal (S/MBXS)	(S/MBXS) = FASTORE PRE/34 + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/MBXS) + ... R/DRQ = ...	Data request, inhibiting transmission of another clock until data release received from core memory
	Enable signal (S/SXA)	(S/SXA) = FASTORE PRE/34 + ...	Preset address for A→S in PH1
PH1 DR	Sustained until data release (A0-A31)→(S0-S31) (S0-S31)→(MB0-MB31) Branch to PH9	Adder logic set at last PREP clock MBXS = Set at last PREP clock BRPH9 = FASTORE NFASTORE/1 PH1 + ... S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	Store condition code and FS, FZ, and FN in core memory at effective byte location
			Mnemonic: STCF (74, F4)

(Continued)

Table 3-37. Store Conditions and Floating Control (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L	One clock long $(B0-B31) \longrightarrow (S0-S31)$ $(S15-S31) \not\rightarrow (P15-P31)$ Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ	$SXB = PXSXB + \dots$ $PXSXB = PH9\ NFAFL\ NFAMDS$ $PXS = PXSXB + \dots$ $S/BRP = PXSXB + \dots$ $R/BRP = PRE1\ NFAIM + \dots$ $S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = NINTRAP2\ PXSXB$ $R/MRQ = \dots$ $S/DRQ = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Transfer program address from B-register to P-register for access of next instruction Signifies that program address is in P-register Request for next instruction in sequence Data request, inhibiting transmission of another clock until data release received from core memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: STCF (74, F4)

Table 3-38. Add Word to Memory Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (A) : RR (C) : EW (D) : EW (B) : Program address (P): Effective address Enable signal (S/SXAPD)	$(S/SXAPD) = FAADD\ PRE/34 + \dots$ $FAADD = FUAWM\ PRE3 + \dots$ $FUAWM = OU6\ OL6$	Contents of private memory register R Effective word Effective word Address of next instruction in sequence Address of effective word Preset adder for $A + D \longrightarrow S$ in PH1
PH1 T8L	One clock long $(A0-A31) + (D0-D31) \longrightarrow (S0-S31)$ $\not\rightarrow (A0-A31)$	Adder logic set at last PREP clock $AXS = FUAWM\ PH1 + \dots$	Add the contents of private memory register R and effective word and transfer result to the A-register
			Mnemonic: AWM (66, E6)

(Continued)

Table 3-38. Add Word to Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8L (Cont.)	Enable signal (S/SXA)	(S/SXA) = FASTORE/1 PH1 + ...	Preset adder for A → S in PH2
		FASTORE/1 = FUXW/1 + ...	
		FUXW/1 = NPREP FUAWM + ...	
	Set flip-flop MRQ	S/MRQ = (S/MBXS) + ... (S/MBXS) = FASTORE/1 PH1 + ... R/MRQ = ...	Prepare to write result into effective memory location
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR + ... (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal received from core memory
	Set flip-flop CC3 if result in effective memory location will be positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) NS0 NFACOMP + ... TESTS = FUAWM PH1 + ... R/CC3 = TESTS + ...	
	Set flip-flop CC4 if result in effective memory location will be negative; otherwise reset CC4	S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = S0 NFACOMP + ... R/CC4 = TESTS + ...	
	Set flip-flop CC2 if overflow resulted from the addition; otherwise reset CC2	S/CC2 = (S00 ⊕ S0) PROBOVER + ... PROBOVER = FUAWM PH1 + ... R/CC2 = PROBOVER + ...	Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND/1	S/OVERIND/1 = PROBOVER + ... R/OVERIND/1 = CLEAR	Setting OVERIND/1 enables trap if overflow occurs and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC1 if end carry from result; otherwise reset CC1	S/CC1 = K00 CC1XK00 + ... CC1XK00 = FUAWM PH1 + ... R/CC1 = CC1XK00 + ...	K00 is end carry from the addition
Enable clock T8	T8EN = NT5EN NT11EN N(SXADD/1 RW) N(RW REU) N(REU AXRR) NT5EN = RW + ...		
PH2 DR	Sustained until data release (A0-A31) → (S0-S31) → (MBO-MB31)	Adder logic set at PH1 clock MBXS = Set at PH1 clock	Write results of addition into effective memory location
			Mnemonic: AWM (66, E6)

(Continued)

Table 3-38. Add Word to Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Branch to PH9	BRPH9 = FASTORE PH2 + ... FASTORE = FUXW/1 + ... FUXW/1 = NPREP FUAWM + ... S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flop BRP Enable signal (S/SXA) Set flip-flop MRQ Set flip-flop DRQ	SXB = PXSXB NDIS + ... PXSXB = PH9 NFAFL NFAMDS PXS = PXSXB + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... (S/SXA) = FASTORE PH9 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = NINTRAP2 PXSXB + ... R/MRQ = ... S/DRQ = BRPH10 + ... R/DRQ = ...	Transfer program address to P-register Signifies that program address is in the P-register Preset adder for A → S in PH10. (Not used for AWM instruction.) Core memory request for next instruction in sequence Inhibits transmission of another clock until data release signal received from core memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: AWM (66, E6)

EXCHANGE WORD (XW; 46, C6). The XW instruction exchanges the contents of private memory register R with the contents of the effective word location.

Condition Codes. If the result in private memory register R is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are

set to XX10. A negative result produces condition code settings of XX01.

Exchange Word Phase Sequences. Preparation phases for the XW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-39 lists the detailed logic sequence during all XW execution phases.

Table 3-39. Exchange Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RR</p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop RW</p>	<p>(S/SXD) = FUXW PRE3 + ...</p> <p>FUXW = OU4 OL6</p> <p>S/RW = FUXW NANLZ PRE3 + ...</p> <p>R/RW = ...</p>	<p>Contents of private memory register R</p> <p>Effective word</p> <p>Effective word</p> <p>Address of next instruction in sequence</p> <p>Address of effective word</p> <p>Preset address for D → S in PH1</p> <p>Prepare to write effective word into private memory register R</p>
PH1 T8L	<p>One clock long</p> <p>(D0-D31) → (S0-S31) →</p> <p>(RW0-RW31)</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>Set flip-flop CC3 if result in private memory register R will be positive and nonzero; otherwise reset CC3</p> <p>Set flip-flop CC4 if result in private memory register R will be negative; otherwise reset CC4</p> <p>Enable clock T8</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>(S/SXA) = FASTORE/1 PH1 + ...</p> <p>FASTORE/1 = FUSTD FUXW/1</p> <p>FUXW/1 = NPREP FUXW + ...</p> <p>S/MRQ = (S/MBXS) + ...</p> <p>(S/MBXS) = FASTORE/1 PH1 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR + ...</p> <p>(S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) NS0 NFACOMP + ...</p> <p>TESTS = FUXW PH1 + ...</p> <p>R/CC3 = TESTS + ...</p> <p>S/CC4 = (S/CC4/2) TESTS + ...</p> <p>(S/CC4/2) = S0 NFACOMP + ...</p> <p>R/CC4 = TESTS + ...</p> <p>T8EN = NT5EN NT11EN N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p>	<p>Write effective word into private memory register R</p> <p>Preset address for A → S in PH2</p> <p>Prepare to write contents of private memory register R into effective memory location</p> <p>Inhibits transmission of another clock until data release signal received from core memory</p>
			Mnemonic: XW (46, C6)

(Continued)

Table 3-39. Exchange Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR	Sustained until data release (A0-A31) → (S0-S31) → (MB0-MB31) Branch to PH9	Adder logic set at PH1 clock MBXS = Set at PH1 clock BRPH9 = FASTORE PH2 + ... FASTORE = FUXW/1 + ... FUXW/1 = NPREP FUXW + ... S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	Write contents of private memory register R into effective memory location
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) ↗ (P15-P31) Set flip-flop BRP Enable signal (S/SXA) Set flip-flop MRQ Set flip-flop DRQ	SXB = PXSXB NDIS + ... PXSXB = PH9 NFAFL NFAMDS PXS = PXSXB + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... (S/SXA) = FASTORE PH9 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = PH9 NFAFL NFAMDS R/MRQ = ... S/DRQ = BRPH10 + ... R/DRQ = ...	Transfer program address to P-register Signifies that program address is in the P-register Preset adder for A → S in PH10. (Not used for XW instruction.) Core memory request for next instruction in sequence Inhibits transmission of another clock until data release signal received from core memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: XW (46, C6)

3-63 Family of Selective Instructions (FASEL)
LOAD SELECTIVE (LS; 4A, CA). The LS instruction loads the effective word into private memory register R using private memory register Ru1 as a mask.

General. If the R field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Ru1 is a one, the corresponding bit in the effective word is loaded into the same bit position in private memory register R. If the bit is a zero, the corresponding bit in R remains unchanged. Logically, the operation is as follows, where n is any bit position:

$$R_n = \underbrace{EW_n}_{\substack{\text{Result in} \\ \text{bit posi-} \\ \text{tion n of} \\ \text{R register}}} \underbrace{Ru1_n}_{\substack{\text{Mask} \\ \text{bit} = 1}} + R_n \underbrace{NRu1_n}_{\substack{\text{Mask} \\ \text{bit} = 0}}$$

If the R field of the instruction word is odd, the instruction AND's the effective word and the contents of private memory register R and loads the result back into R. Logically, for every n bit position:

$$R_n = \underbrace{EW_n}_{\substack{\text{Result in} \\ \text{bit posi-} \\ \text{tion n of} \\ \text{R-register}}} R_n$$

Examples. Examples of LS with both an even and odd R field are:

Even R Field

```
EW 00001111XXXXXXXXXXXXXXXXXXXXXXXXXXXX
Ru1 00110011XXXXXXXXXXXXXXXXXXXXXXXXXXXX
R   01010101XXXXXXXXXXXXXXXXXXXXXXXXXXXX Before
----- execution
R   01000111XXXXXXXXXXXXXXXXXXXXXXXXXXXX After
                                         execution
```

Odd R Field

```
EW 001101011XXXXXXXXXXXXXXXXXXXXXXXXXXXX
R   01010101XXXXXXXXXXXXXXXXXXXXXXXXXXXX Before
----- execution
R   000101001XXXXXXXXXXXXXXXXXXXXXXXXXXXX After
                                         execution
```

Load Selective Examples

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is negative, the condition codes are set to XX01. A positive result produces condition code settings of XX10.

Load Selective Phase Sequence. Preparation phases for the LS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-136 shows the simplified phase sequence for the LS instruction during execution. Table 3-40 lists the detailed logic sequence during all LS execution phases.




Figure 3-136. Load Selective Phases

Table 3-40. Load Selective Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(A) : RRu1</p> <p>(P) : Program address</p> <p>Enable signal (S/PRXAD)</p> <p>Enable signal (S/CXS)</p>	<p>(S/PRXAD) = FASEL PRE3 NOL7 + ...</p> <p>(S/CXS) = FASEL PRE3 + ...</p>	<p>Effective word</p> <p>Effective word</p> <p>Private memory register Ru1 holds mask</p> <p>Next instruction in sequence</p> <p>Preset adder for A AND D \rightarrow S in PH1</p> <p>Preset adder for S \rightarrow C in PH1</p>
			Mnemonic: LS (4A, CA)

(Continued)

Table 3-40. Load Selective Sequence (Cont.)

Phase	Function Performed	Signal Involved	Comments
PH1 T5L	<p>One clock long</p> <p>(A0-A31) AND (D0-D31) \longrightarrow (S0-S31) \longrightarrow (C0-C31)</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop AXRR</p>	<p>Adder logic set at last PREP clock</p> <p>CXS = Set at last PREP clock</p> <p>(S/SXA) = FASEL PH1 + ...</p> <p>S/AXRR = FASEL PH1 + ...</p> <p>R/AXRR = ...</p>	<p>Effective word ANDed with mask and temporarily stored in C-register</p> <p>Preset adder logic for A \longrightarrow S in PH2</p> <p>Preset for transfer of private memory register R \longrightarrow A in PH2</p>
PH2 T5L	<p>One clock long</p> <p>(A0-A31) \longrightarrow (S0-S31) $\not\rightarrow$ (D0-D31)</p> <p>(RR0-RR31) $\not\rightarrow$ (A0-A31)</p> <p>Enable signal (S/PRXAND)</p>	<p>Adder logic set at PH1 clock</p> <p>DXS = FASEL PH2 + ...</p> <p>AXRR = Set at PH1 clock</p> <p>(S/PRXAND) = FASEL PH2 OLA + ...</p>	<p>Store private memory register Ru1 contents in D-register</p> <p>Store private memory register R contents in A-register</p> <p>Preset for A AND ND \longrightarrow S in PH3</p>
PH3 T5L	<p>One clock long</p> <p>(A0-A31) AND (ND0-ND31) \longrightarrow (S0-S31) $\not\rightarrow$ (A0-A31)</p> <p>(C0-C31) $\not\rightarrow$ (D0-D31)</p> <p>Enable signal (S/SXAORD)</p>	<p>Adder logic set at PH2 clock</p> <p>AXS = FASEL PH3 + ...</p> <p>DXC = FASEL PH3 + ...</p> <p>(S/SXAORD) = FASEL PH3 NOL5 + ...</p>	<p>AND contents of private memory register R and one's complement of private memory register Ru1. If R = Ru1, A ND = 0 and $R_n = EW_n R_n$. Otherwise, $R_n = EW_n Ru1 + R_n NRu1_n$</p> <p>EW Ru1 $\not\rightarrow$ D-register in preparation for PH4</p> <p>Preset adder for OR operation in PH4</p>

Mnemonic: LS (4A, CA)


(Continued)

Table 3-40. Load Selective Sequence (Cont.)


Phase	Function Performed	Signal Involved	Comments
PH3 T5L (Cont)	Set flip-flop MRQ Set flip-flop RW	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FASEL PH3 NOL7 + ... R/MRQ = ... S/RW = FASEL PH3 OLA R/RW = ...	Core memory request for next instruction in sequence Prepare to write result into private memory
PH4 T8L	One clock long (A0-A31) OR (D0-D31) →(S0-S31) → RR0-RR31 Set flip-flop CC3 if S0-S31 is nonzero and positive Set flip-flop CC4 if S0-S31 is negative Branch to PH10 Set flip-flop DRQ Enable clock T8	Adder logic set at PH3 clock RWXS/0-RWXS/3 = RW + ... RW = Set at PH3 clock S/CC3 = SGTZ TESTS + ... TESTS = FASEL PH4 NOL7 + ... SGTZ = (S0 + S1 + ... + S31) N(S0 NFACOMP) + ... R/CC3 = TESTS + ... S/CC4 = NFACOMP S0 TESTS R/CC4 = TESTS + ... BRPH10 = FASEL PH4 NOL7 + ... S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ... S/DRQ = BRPH10 NCLEAR + ... R/DRQ = ... T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) NT5EN = RW + ...	$R_n = EW_n Ru1_n$ $+ R_n NRu1_n$ Result is positive and nonzero Result is negative Inhibits transmission of another clock until data release from core memory T5EN is disabled by signal RW
PH10 DR	ENDE functions	See table 3-18	Mnemonic: LS (4A, CA)

STORE SELECTIVE (STS; 47, C7). The STS instruction stores the contents of private memory register R into the effective word location, using private memory register Ru1 as a mask.

General. If the R field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Ru1 is a one, the corresponding bit in private memory register R is loaded into the same bit position in the effective word location. If the bit is a zero, the corresponding bit in the effective word location remains unchanged. Logically, the operation is as follows, where n is any bit position:



If the R field of the instruction word is odd, the instruction ORs the contents of private memory register R and the effective word location and stores the result back into the effective word location. Logically, for every n bit position:



Examples. Examples of STS with both an even and odd R field are:

Even R Field


```
R 00001111XXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Ru1 00110011XXXXXXXXXXXXXXXXXXXXXXXXXXXXX
EW 01010101XXXXXXXXXXXXXXXXXXXXXXXXXXXXX Before
----- execution
EWL 01000111XXXXXXXXXXXXXXXXXXXXXXXXXXXXX After
                                         execution
```

Odd R Field

```
R 00110101XXXXXXXXXXXXXXXXXXXXXXXXXXXXX
EW 01010101XXXXXXXXXXXXXXXXXXXXXXXXXXXXX Before
----- execution
EWL 01110111XXXXXXXXXXXXXXXXXXXXXXXXXXXXX
```

Store Selective Examples

Store Selective Phase Sequence. Preparation phases for the STS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-137 shows the simplified phase sequence for the STS instruction during execution. Table 3-41 lists the detailed logic sequence during all STS execution phases.



901172A. 3042

Figure 3-137. Store Selective Phases

Table 3-41. Store Selective Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(A) : RRu1</p> <p>(P) : Effective word address</p> <p>(B) : Program address</p> <p>Enable signal (S/PRXNAD)</p> <p>Reset flip-flop NCXS</p>	<p>(S/PRXNAD) = FASEL PRE3 OL7 + ...</p> <p>S/NCXS = N(S/CXS)</p> <p>(S/CXS) = FASEL PRE3 + ...</p> <p>R/NCXS = ...</p>	<p>Effective word</p> <p>Effective word</p> <p>Private memory register Ru1 holds mask program address → in PH9</p> <p>Temporary storage</p> <p>Preset adder for NA AND D → S in PH1</p> <p>Preset for S → C in PH1</p>
			Mnemonic: STS (47, C7)

(Continued)

Table 3-41. Store Selective Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L	<p>One clock long</p> <p>(NA0-NA31) AND (D0-D31) → (S0-S31) → (C0-C31)</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop AXRR</p>	<p>Adder logic set at last PREP clock</p> <p>CXS = Set in PREP</p> <p>(S/SXA) = FASEL PH1 + ...</p> <p>S/AXRR = FASEL PH1 + ...</p> <p>R/AXRR = ...</p>	<p>Complemented mask and effective word ANDed and temporarily stored in C-register</p> <p>Preset adder logic for A → S in PH2</p> <p>Preset for transfer of private memory register R → A in PH2</p>
PH2 T5L	<p>One clock long</p> <p>(A0-A31) → (S0-S31) ↗ (D0-D31)</p> <p>(RR0-RR31) ↗ (A0-A31)</p> <p>Enable signal (S/PRXAD)</p>	<p>Adder logic set at PH1 clock</p> <p>DXS = FASEL PH2 + ...</p> <p>AXRR = Set in PH1</p> <p>(S/PRXAD) = FASEL PH2 NOLA</p>	<p>Store private memory register Ru1 contents in D-register</p> <p>Preset adder for A AND D ↗ S in PH3</p>
PH3 T5L	<p>One clock long</p> <p>(A0-A31) AND (D0-D31) → (S0-S31) ↗ (A0-A31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>Enable signal (S/SXAORD)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p>	<p>Adder logic set at PH2 clock</p> <p>DXC = FASEL PH3 + ...</p> <p>(S/SXAORD) = FASEL PH3 NOL5 + ...</p> <p>S/MBXS = FASEL PH3 OL7 + ...</p> <p>R/MBXS = ...</p> <p>S/MRQ = (S/MBXS) + ...</p> <p>R/MRQ = ...</p>	<p>AND contents of private memory register R and contents of private memory register Ru1. This is significant only when R field is even</p> <p>NRu1 EW ↗ D-register in preparation for PH4</p> <p>Preset adder for OR operation in PH4</p> <p>Preset for transfer of result to core memory in PH4</p> <p>Memory request for transferring result</p>
			Mnemonic: STS (47, C7)

(Continued)

Table 3-41. Store Selective Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	Set flip-flop DRQ	$S/DRQ = (S/MBXS) + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release received from core memory
PH4 DR	Sustained until DR $(A0-A31) \text{ OR } (D0-D31)$ $\xrightarrow{\hspace{1cm}} (S0-S31) \xrightarrow{\hspace{1cm}}$ $(M0-M31)$ Branch to PH9	Adder logic set at PH3 clock $MBXS = \text{Set at PH3 clock}$ $BRPH9 = FASEL \text{ PH4 } OL7 + \dots$ $S/PH9 = BRPH9 \text{ NCLEAR} + \dots$ $R/PH9 = \dots$	$EWL_n = R_n \text{ Ru}_n$ $+ EW_n \text{ NRu}_n$
PH9 T5L	One clock long $(B0-B31) \xrightarrow{\hspace{1cm}} (S0-S31)$ $(S15-S31) \not\xrightarrow{\hspace{1cm}} (P15-P31)$ Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ	$SXB = PXSXB \text{ NDIS} + \dots$ $PXSXB = NFAFL \text{ NFAMDS } PH9$ $PXS = PXSXB + \dots$ $S/BRP = PXSXB + \dots$ $R/BRP = PRE1 \text{ NFAIM} + \text{INTRAP1} + \dots$ $S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = PXSXB \text{ NINTRAP2} + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/MRQ/2) \text{ NCLEAR} + \dots$ $R/DRQ = \dots$	Transfer program address to the P-register Signifies that program address is in P-register Core memory request for next instruction in sequence Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: STS (47, C7)

COMPARE SELECTIVE (CS; 45, C5). The CS instruction compares the contents of private memory register R with the contents of the effective word. Only those bit positions of the two operands are compared which are selected by a one in corresponding bit positions of private memory register Ru1. The selected portions of the operands are treated as positive integer quantities.

General. Bit positions containing a one are selected by ANDing the contents of register Ru1 with the contents of register R and with the effective word. If the R field of the instruction word is odd, registers R and Ru1 are identical. Therefore, ANDing the contents of register R and Ru1 is insignificant. The effective word is subtracted from register R to compare the two operands and condition codes 3 and 4 are set according to the result.

Condition Codes. If the result of the subtraction is zero, the quantities are equal and the condition codes are set to XX00. If the result is negative, the effective word quantity is larger than R-register quantity, and the condition codes are set to XX01. If the result is nonzero and positive, the R-register quantity is larger than the effective word quantity, and the condition codes are set to XX10.

Examples. Examples of CS with R greater than EW and EW greater than R are:



Compare Selective Phase Sequence. Preparation phases for the CS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-138 shows the simplified phase sequence for the CS instruction, and table 3-42 lists the detailed logic sequence during all execution phases of the instruction.




Figure 3-138. Compare Selective Phases

Table 3-42. Compare Selective Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(A) : Ru1</p> <p>(P) : Program address</p> <p>Enable signal (S/PRXAD)</p> <p>Reset flip-flop NCXS</p>	<p>(S/PRXAD) = FASEL PRE3 NOL7 + ...</p> <p>FASEL = FUCS + ...</p> <p>FACOMP = FUCS + ...</p> <p>FUCS = OU4 OL5</p> <p>S/NCXS = N(S/CXS)</p> <p>(S/CXS) = FASEL PRE3 + ...</p> <p>R/NCXS = ...</p>	<p>Effective word</p> <p>Effective word</p> <p>Private memory register Ru1 holds mask</p> <p>Next instruction in sequence</p> <p>Preset adder for A AND D → S in PH1</p> <p>Preset for S → C in PH1</p>
			Mnemonic: CS (45, C5)

(Continued)

Table 3-42. Compare Selective Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L	One clock long (A0-A31) AND (D0-D31) →(S0-S31) → (C0-C31) Enable signal (S/SXA) Set flip-flop AXRR	Adder logic set at last PREP clock CXs = Set at last PREP clock (S/SXA) = FASEL PH1 + ... S/AXRR = FASEL PH1 + ... R/AXRR = ...	Effective word ANDed with mask and temporarily stored in C-register Preset adder logic for A → S in PH2 Preset for transfer of private memory register R → A in PH2
PH2 T5L	One clock long (A0-A31) → (S0-S31) ↗ (D0-D31) (RR0-RR31) ↗ (A0-A31) Enable signal (PRXAD)	Adder logic set at PH1 clock DXS = FASEL PH2 + ... AXRR = Set at PH1 clock (S/PRXAD) = FASEL PH2 NOLA	Store private memory register Ru1 contents in D-register Store private memory register R contents in A-register Preset adder for A AND D in PH3
PH3 T5L	One clock long (A0-A31) AND (D0-D31) → (S0-S31) ↗ (A0-A31) (C0-C31) ↗ (D0-D31) Enable signal (S/SXAMD) Set flip-flop MRQ	Adder logic set at PH2 clock DXC = FASEL PH3 + ... (S/SXAMD) = FASEL PH3 OL5 + ... S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FASEL PH3 NOL7 + ... R/MRQ = ...	AND contents of private memory register R and contents of private memory register Ru1. This is significant only when R field is even (EW Ru1) ↗ D-register in preparation for PH4 Preset adder for (A-D) → S in PH4 Core memory request for next instruction in sequence
			Mnemonic: CS (45, C5)

(Continued)

Table 3-42. Compare Selective Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	Reset flip-flop NT11L	S/NT11L = N(S/T11L) + ... S/T11L = FASEL PH3 OL5 + ... R/NT11L = ...	Set clock T11L for PH4
PH4 T11L	One clock long (A0-A31) - (D0-D31) → (S0-S31)	Adder logic set at PH3 clock	$(R_{u1} R) - (R_{u1} EW)$ → S For every bit position n on the sum bus, $S_n = R_{u1} (R_n - EW_n)$. For odd R field, $S_n = R_n (1 - EW_n)$ Result on sum bus is an unsigned quantity
	Hold A00 false	A00 = NFUCS + ...	A00 and D00 prevented from affecting possible end carry in S00
	Hold flip-flop D00 disabled	D00 = C0 (DXC + DXCL1) + ... (DXC + DXCL1) = NFUCS + ...	
	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) N(S00 FACOMP) + ... TESTS = FASEL PH4 NOL7 + ...	R-register quantity is larger than EW quantity
	Set flip-flop CC4 if result is negative; otherwise reset CC4 Branch to PH10	R/CC3 = TESTS + ... S/CC4 = FACOMP S00 + ... R/CC4 = TESTS + ... BRPH10 = FASEL PH4 NOL7 + ... S/PH10 = BRPH20 NCLEAR + ... R/PH10 = ...	S00 is developed from end carry and indicates that EW quantity in D-register was larger than R quantity in A-register
	Set flip-flop DRQ	S/DRQ = BRPH10 NCLEAR + ... R/DRQ = ...	Inhibits transmission of another clock until data release received from core memory
	Enable clock T11	NT5EN = T11L + ... NT8EN = T11L + ...	Clock T11 is enabled by disabling clocks T5 and T8
PH10 DR	ENDE functions	See table 3-18	
			Mnemonic: CS (45, C5)

3-64 Family of Analyze Instructions

ANALYZE (ANLZ; 44, C4). The ANLZ instruction treats the effective word as a Sigma 5 instruction and determines its addressing type (immediate, byte, halfword, word, doubleword). If the instruction to be analyzed is not an immediate address instruction, the ANLZ instruction calculates the effective address that would be produced by the instruction to be analyzed and loads this effective address into private memory register R. The condition codes are set to indicate the addressing type. If the instruction analyzed is an Immediate Address instruction, the condition code is set to indicate the addressing type, and the original contents of private memory register R are not changed.

Trap Conditions. During preparation phases of an ANLZ instruction, the contents of the location pointed to by the effective address of the instruction are obtained. The nonexistent memory address trap can occur as a result of this memory access. The nonexistent instruction trap, the privileged instruction trap, and the unimplemented instruction trap conditions can never occur during execution of an ANLZ instruction. However, the nonexistent memory address trap can occur as a result of any memory access initiated by ANLZ. If this trap condition occurs, the instruction address stored by the XPSD in trap location X'40' is the address of the ANLZ instruction.

Condition Codes. The following condition codes may be stored during execution of an ANLZ instruction:

CC1	CC2	CC3	CC4	<u>Instruction Addressing Type</u>
0	0	0	0	Direct byte addressing
0	0	0	1	Immediate byte addressing
0	0	1	0	Indirect byte addressing
0	1	0	0	Direct halfword addressing
0	1	1	0	Indirect halfword addressing
1	0	0	0	Direct word addressing
1	0	1	0	Indirect word addressing
1	0	0	1	Immediate addressing
1	1	0	0	Direct doubleword addressing
1	1	1	0	Indirect doubleword addressing


Analyze Execution Sequence. If the operation code portion of the effective word specifies a nonimmediate addressing type, the condition code is set to indicate the addressing type of the analyzed instruction. The effective address of the analyzed instruction is computed, using all the normal address computation rules. If bit 0 of the effective word is a one, the contents of the memory location specified by bits 15 through 31 of the effective word are obtained and used as a direct address. If bits 12 through 14 of the analyzed instruction are nonzero, indexing is performed, using the index register in the current register block. (The R field of the instruction in the effective word location is ignored.)

The effective address of the analyzed instruction is aligned as an integer displacement value and loaded into private memory register R according to the instruction addressing type, as follows:

<u>Addressing Type</u>	<u>Location of Address</u>
Byte	Zeros in bits 0 through 12, 19-bit byte displacement in bits 13 through 31
Halfword	Zeros in bits 0 through 13, 18-bit halfword displacement in bits 14 through 31
Word	Zeros in bits 0 through 14, 17-bit word displacement in bits 15 through 31
Doubleword	Zeros in bits 0 through 15, 16-bit doubleword displacement in bits 16 through 31

Analyze Phase Sequence. Preparation phases for the ANLZ instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-139 shows the simplified phase sequence for the Analyze execution phases, and table 3-43 lists the detailed logic sequence during the ANLZ instruction execution phases. The second cycle of preparation phases entered to analyze the instruction is illustrated in figure 3-140.

Figure 3-139. Analyze Instruction, Phase Sequence Diagram



901172A.3051




Figure 3-140. Analyze Instruction, Preparation Phases Flow Diagram

Table 3-43. Analyze Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : Instruction to be analyzed</p> <p>(D) : Instruction to be analyzed</p> <p>(P) : Effective address of ANLZ instruction</p> <p>(B) : Program address</p> <p>(C8-C11) \rightarrow (R28-R31)</p>	<p>RXC = PH10 + ...</p>	<p>R field of ANLZ instruction stored for future use</p>
PH1 T5L	<p>One clock long</p> <p>(C1-C7) \rightarrow (O1-O7)</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop LRXD</p> <p>Set flip-flop ANLZ</p> <p>Reset flip-flop NAXRR</p> <p>Reset flip-flop NPRED</p>	<p>OXC = FUANLZ PH1</p> <p>FUANLZ = OU4 OL4</p> <p>(S/SXD) = FUANLZ PH1 + ...</p> <p>S/LRXD = (S/LRXD)</p> <p>(S/LRXD) = OXC</p> <p>R/LRXD = ...</p> <p>S/ANLZ = FUANLZ PH1</p> <p>R/ANLZ = CLEAR = PH10 + ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FUANLZ PH1 + ...</p> <p>R/NAXRR = ...</p> <p>S/NPRE1 = N(S/PRED)</p> <p>(S/PRED) = NCLEAR FUANLZ PH1 + ...</p> <p>R/NPRE1 = ...</p>	<p>Operation code of instruction to be analyzed</p> <p>Preset for D \rightarrow S transfer in PRE1</p> <p>Preset for (D12-D14) \rightarrow /LR/ in PRE1</p> <p>Maintains ANLZ sequence until PH10</p> <p>Preset for RR \rightarrow A in PRE1</p> <p>Branch to phase PRE1</p>
PRE1 T5L	<p>One clock long</p> <p>(D0-D31) \rightarrow (S0-S31)</p> <p>(S15-S31) \rightarrow (P15-P31)</p> <p>(RRO-RR31) \rightarrow (A0-A31)</p>	<p>Adder logic set at PH1 clock</p> <p>PXS = NFAIM PRE1</p> <p>FAIM = NO3 NO4 NO5</p> <p>AXRR = Set at PH1 clock</p>	<p>Instruction to be analyzed</p> <p>Address to program register. Significant except when NC0 NINDX (immediate)</p> <p>Significant only for instructions in which R value is not zero</p>
			<p>Mnemonic: ANLZ (44, C4)</p>

(Continued)

Table 3-43. Analyze Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PRE1 T5L (Cont.)	(D12-D14) → (/LR29/-/LR31/)	LRXD = Set at PH1 clock	R value stored	
	If C0 or INDX:			
	Set flip-flop IA	S/IA = PRE1 C0 R/IA = ...	Indirect addressing of instruction to be analyzed	
	Set flip-flop IX	S/IX = PRE1 INDX INDX = (C3 + C4 + C5) (C12 + C13 + C14) R/IX = PRE/12 + ... PRE/12 = NIA NIXAL PRE2	Not immediate addressing or R value not zero. Remains in set state until last cycle of phase PRE2	
	Set flip-flop IXAL	S/IXAL = (S/IXAL) NCLEAR (S/IXAL) = PRE1 INDX (FAHW + FABYTE + FADW) FAHW = O1 NO2 O3 FABYTE = O1 O2 O3 FADW = NO1 NO2 O4 + NO1 NO2 O3	Not word addressing Halfword addressing Byte addressing Doubleword addressing	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = PRE1 C0 NFAIM + ... R/MRQ = ...	Core memory request for address	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal received from core memory	
	Enable signal (S/SXA)	(S/SXA) = (S/IXAL) + ...	Preset for A → S in PRE2	
	If NC0 NINDX:			
	End phase PRE1	PRE/12 = PRE1 NC0 NINDX	Immediate addressing	
	Branch to phase PRE3	S/NRPE3 = N(S/PRE3) (S/PRE3) = PRE/12 NBR R/NRPE3 = ...	NBR true because no branch signal true	
	Reset flip-flop NT8L	S/NT8L = N(S/T8L) (S/T8L) = PRE/12 + ... R/NT8L = ...	Set clock T8L for PRE3	
				Mnemonic: ANLZ (44, C4)

(Continued)

Table 3-43. Analyze Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE2	Timing: If IA IX, DR followed by T8L If IA NIX, DR followed by T5L If NIA NIX, T5L followed by T8L If NIA IX, T5L only If IXAL, An → Sn → Sm, with shifts		PRE2 phase is maintained if BRPRE2 is true at clock time
		AXSR2 = IXAL PRE2 FABYTE	Right shift 2 if byte addressing
		AXSR1 = IXAL PRE2 FAHW	Right shift 1 if halfword addressing
		AXSL1 = IXAL PRE2 FADW	Left shift 1 if double-word addressing
	If IA, (MB0-MB31) → (C0-C31)	CXMB = DG = /DG/	Transfer address to C-register
	(C0-C31) → (D0-D31)	DXC = IA PRE2 + ...	Address to D-register
	Set flip-flop SW5 if IA	S/SW5 = ANLZ IA + ... R/SW5 = (R/SW5)	Store information that IA set for PRE3 operation
	Enable signal (S/SXAPD)	(S/SXAPD) = PRE2 IA IX + PRE2 IXAL + ...	Preset for (A + D) → S in next PRE2 phase
	Enable signal (S/SXD)	(S/SXD) = PRE2 IA NIX + ...	Preset for D → S in next PRE2 phase
	Branch to PRE2	BRPRE2 = IA PRE2 + IXAL PRE2 + ...	Remain in phase PRE2 until IA and IXAL reset
	Enable clock T8 for PRE2 if addition is to be performed	T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) NT5EN = SXADD/1 + ...	T5EN is disabled by signal SXADD/1 when (S/SXAPD) is true
	(A0-A31) + (D0-D31) → (S0-S31)	Adder logic set at PRE2 clock by (S/SXAPD)	When IA IX or IX IXAL
	(D0-D31) → (S0-S31)	Adder logic set at PRE2 clock by (S/SXD)	When IA NIX
	(S15-S31) → (P15-P31)	PXS = PRE2	
	Terminate PRE2 phase	PRE/12 = NIA NIXAL PRE2 + ...	Remain in PRE2 phase until NIA NIXAL
	Reset flip-flop NPRE3	S/NPRE3 = N(S/PRE3) NBR (S/PRE3) = PRE/12 R/NPRE3 = ...	Branch to PRE3 phase
			Mnemonic: ANLZ (44, C4)

(Continued)

Table 3-43. Analyze Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE2 (Cont.)	Reset flip-flop NT8L	S/NT8L = N(S/T8L) (S/T8L) = PRE/12 + ... R/NT8L = ...	Set clock T8L for phase PRE3
PRE3 T8L	One clock long Set flip-flop CC1 if instruction to be analyzed is word or doubleword addressing	S/CC1 = (S/CC1/3) + ... (S/CC1/3) = (S/CC1/1) + ... (S/CC1/1) = ANLZ PRE3 NFAIM NO3 + ANLZ PRE3 NO1 + ... R/CC1 = (R/CC1) = (R/CC) + ... (R/CC) = ANLZ PRE3 + ...	Word or doubleword addressing identified by signals NFAIM NO3 or NO1
	Set flip-flop CC2 if instruction to be analyzed is halfword or doubleword addressing	S/CC2 = (S/CC2/3) + ... (S/CC2/3) = (S/CC2/1) + ... (S/CC2/1) = FADW ANLZ PRE3 + FAHW ANLZ PRE3	
	Set flip-flop CC3 if instruction to be analyzed is indirect addressing (C0 = 1)	R/CC2 = (R/CC) + ... S/CC3 = (S/CC3/1) + ... (S/CC3/1) = ANLZ PRE3 SW5 + ... R/CC3 = (R/CC) + ...	Flip-flop SW5 set during PRE2 phase if IA set at PRE1 clock
	Set flip-flop CC4 if instruction to be analyzed is immediate addressing	S/CC4 = (S/CC4/1) + ... (S/CC4/1) = ANLZ PRE3 FAIM + ... R/CC4 = (R/CC) + ...	
	Reset flip-flop NT11L	S/NT11L = N(S/T11L) + ... (S/T11L) = PRE3 ANLZ + ... R/NT11L = ...	Set clock T11L for PH5
	Clear O-register	OXZ = ANLZ PRE3 + ...	Store zeros in O-register
	Branch to PH5	BRPH5 = ANLZ PRE3 + ...	
PH5 T11L	One clock long Dead phase to allow family signals to die out		
PH6 T5L	One clock long Enable signal (S/SXA)	(S/SXA) = ANLZ PH6 + ...	Preset for A → S in PH7 Mnemonic: ANLZ (44, C4)

(Continued)

Table 3-43. Analyze Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	<p>(P15-P31) → (S15-S31)</p> <p>If CC1 set in PRE3: (S15-S31) ↗ (A15-A31)</p> <p>If CC1 reset in PRE3: (S15-S31) ↗ (A14-A30) P32 ↗ A31</p>	<p>SXP = ANLZ PH6 NDIS + ...</p> <p>AXS = ANLZ PH6 CC1 + ...</p> <p>AXSL1 = ANLZ PH6 NCC1 + ...</p> <p>A31XP32 = ANLZ PH6 NCC1</p>	<p>Word or doubleword addressing</p> <p>Byte or halfword addressing</p>
PH7 T5L	<p>One clock long (A0-A31) → (S0-S31)</p> <p>If NCC1 NCC2 in PRE3: (S15-S31) ↗ (A14-A30) P32 ↗ A31</p> <p>If CC1 CC2 in PRE3: (S14-S30) ↗ (A15-A31)</p> <p>Set flip-flop RW</p> <p>Enable signal (S/SXA)</p>	<p>Adder logic set at PH6 clock</p> <p>AXSL1 = NCC1 NCC2 ANLZ PH7 + ...</p> <p>A31XP33 = NCC1 NCC2 ANLZ PH7 + ...</p> <p>AXSR1 = CC1 CC2 ANLZ PH7 + ...</p> <p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = PH7 ANLZ NOL1 NCC4 + ...</p> <p>R/RW = ...</p> <p>(S/SXA) = ANLZ PH7 + ...</p>	<p>Byte addressing</p> <p>Doubleword addressing. If CC1 NCC2 or NCC1 CC2, no additional transfers</p> <p>Prepare to write result in private memory if analyzed instruction was not immediate addressing</p> <p>Preset for A → S in PH8</p>
PH8 T8	<p>One clock long</p> <p>Enable clock T8 for PRE2 if addition is to be performed</p> <p>(A0-A31) → (S0-S31)</p>	<p>T8EN = NT5EN NT11L N(RW REU) N(SXADD/1 RW) N(REU AXRR)</p> <p>NT5EN = RW + ...</p> <p>Adder logic set at PH7 clock</p>	<p>T5EN is disabled by signal RW</p>
			<p>Mnemonic: ANLZ (44, C4)</p>

(Continued)

Table 3-43. Analyze Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 T8 (Cont.)	If NFAIM: (S0-S31) → (RW0-RW31)	RWXS/0-RWXS/3 = RW + ... RW = Set at PH7 clock if NFAIM	Transfer address to private memory register R if not immediate address
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ	SXB = PXSXB NDIS + ... PXSXB = NFAFL NFAMDS PH9 PXS = PXSXB + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP2 R/MRQ = ... S/DRQ = (S/MRQ/2) + ... R/DRQ = ...	Transfer program address to P-register from temporary storage in B-register Indicates that program address is in P-register Core memory request for next instruction in sequence Inhibits transmission of another clock until data release from core memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
			Mnemonic: ANLZ (44, C4)

3-65 Interpret (INT; 6B, EB)

GENERAL. The INT instruction operates with an even R field in the instruction word as follows:

- a. Bits 0 through 3 of the effective word are loaded into condition code flip-flops CC1 through CC4.
- b. Bits 4 through 15 of the effective word are loaded into bit positions 20 through 31 of private memory register R. The remainder of the register is cleared.
- c. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register Ru1. The remainder of the register is cleared.

If the R field of the instruction word is odd:


- a. Bits 0 through 3 of the effective word are loaded into the condition code flip-flops.

- b. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register R. The remainder of the R-register is cleared.

- c. Bits 4 through 15 of the effective word are ignored.

Examples. Examples of INT with both an even and odd R field are shown in figure 3-141.

Interpret Phase Sequence. Preparation phases for the INT instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-142 shows the simplified phase sequence for INT execution phases, and table 3-44 lists the detailed logic sequence during the instruction execution phases.



901172A. 3061

Figure 3-141. Interpret Examples




Figure 3-142. Interpret Phases

Table 3-44. Interpret Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : EW</p> <p>(D) : EW</p> <p>(P) : Program address</p> <p>Set flip-flop MRQ</p> <p>Enable signal (S/SXD)</p>	<p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FUINT PRE3 + ...</p> <p>R/MRQ = ...</p> <p>(S/SXD) = FUINT PRE3 + ...</p>	<p>Effective word. C-register not used during INT</p> <p>Effective word</p> <p>Next instruction in sequence</p> <p>Core memory request for next instruction in sequence</p> <p>Preset adder logic for D → S in PH1</p> <p>Mnemonic: INT (6B, EB)</p>

(Continued)

Table 3-44. Interpret Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S3) → (CC1-CC4)</p> <p>Clear (D0-D3) at clock</p> <p>Force a one onto LR31 address line</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop RW</p>	<p>Adder logic set at last PREP clock</p> <p>S/CC1 = S0 CCXS/0 + ...</p> <p>⋮</p> <p>S/CC4 = S3 CCXS/0 + ...</p> <p>CCXS/0 = FUINT PH1 + ...</p> <p>R/CC1-R/CC4 = CCXS/0 + ...</p> <p>DX/0A = D0003XZ + ...</p> <p>D0003XZ = FUINT PH1 + ...</p> <p>(S/LR31) = FUINT PH1 + ...</p> <p>(S/SXD) = FUINT PH1 + ...</p> <p>S/RW = FUINT PH1 + ...</p> <p>R/RW = ...</p>	<p>Effective word → S</p> <p>First four bits of effective word → condition code flip-flops</p> <p>Selects private memory register Ru1 for transfer of bits 16 through 31 of effective word in PH2</p> <p>Preset adder logic for D → S in PH2</p> <p>Prepare to write bits 16 through 31 into register Ru1</p>
PH2 T8L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S16-S31) → (RW16-RW31)</p> <p>0's → (RW0-RW15)</p> <p>Circular right shift D-register eight bit positions</p> <p>Enable clock T8</p> <p>Branch to PH10 if R field of instruction word is odd</p>	<p>Adder logic set at PH1 clock</p> <p>RWXS/2-RWXS/3 = RW</p> <p>RWXS/0-RWXS/1 = RW NRWZ/01</p> <p>RWXZ/01 = FUINT PH2 + ...</p> <p>RW = Set at PH1 clock</p> <p>DXDR8 = FUINT PH2 + ...</p> <p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p> <p>BRPH10 = FUINT PH2 R31 + ...</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p>	<p>Write bits 16 through 31 of effective word into private memory register Ru1</p> <p>No gating term enabled</p> <p>Effectively clears least significant half of Ru1 register</p> <p>Bring bits 4 through 15 of effective word into position. One more shift is done in PH3</p> <p>T5EN is disabled by signal RW</p> <p>Bits 4 through 15 of effective word not transferred if R field is odd</p>
			Mnemonic: INT (6B, EB)

(Continued)

Table 3-44. Interpret Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T5L	One clock long Circular right shift D-register eight bit positions Enable signal (S/SXD) Set flip-flop RW	$DXDR8 = FUINT\ PH3 + \dots$ $(S/SXD) = FUINT\ PH3 + \dots$ $S/RW = FUINT\ PH3 + \dots$ $R/RW = \dots$	Bits 0 through 15 of effective word are now in bit positions 16 through 31 of D-register (bits 0 through 3 are zeros) Preset adder logic for $D \rightarrow S$ in PH4 Prepare to write bits 4 through 15 of effective word into private memory register R
PH4 T8L	One clock long $(D0-D31) \rightarrow (S0-S31)$ $(S16-S31) \rightarrow (RW16-RW31)$ 0's $\rightarrow (RW0-RW15)$ Enable clock T8 Branch to PH10 Set flip-flop DRQ	Adder logic set at PH3 clock $RWXS/2-RWXS/3 = RW$ $RWXS/0-RWXS/1 = RW\ NRWXZ/01$ $RWXZ/01 = FUINT\ PH2 + \dots$ $RW = \text{Set at PH3 clock}$ $T8EN = NT5EN\ NT11L$ $\quad\quad N(SXADD/1\ RW)$ $\quad\quad N(RW\ REU)\ N(REU\ AXRR)$ $NT5EN = RW + \dots$ $BRPH10 = FUINT\ PH4 + \dots$ $S/PH10 = BRPH10\ NCLEAR + \dots$ $R/PH10 = \dots$ $S/DRQ = BRPH10\ NCLEAR + \dots$ $R/DRQ = \dots$	Write bits 4 through 15 of effective word into private memory register R (S0 through S3 are zeros) No gating term enabled Effectively clears least significant half of R-register T5EN is disabled by signal RW Inhibits transmission of another clock until data release received from core memory
PH10 DR	Entered from PH2 if R field is odd or from PH4 if R field is even ENDE functions	See table 3-18	
			Mnemonic: INT (6B, EB)

3-66 Family of Arithmetic Instructions (FAARITH)

ADD IMMEDIATE (AI; 20, A0). The AI instruction adds the sign-extended value field of the instruction word to the contents of private memory register R and loads the sum back into private memory register R.

General. The sign of the value field, bit position 12, is extended 12 bit positions to the left during the PREP phases for this instruction. The actual addition of the 32-bit sign-extended value is performed during AI execution phases.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is non-zero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Flip-flop CC1 is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Immediate Phase Sequence. Preparation phases for the AI instruction are the same as the general PREP phases for immediate instructions described in paragraph 3-59. Table 3-45 lists the detailed logic sequence during all AI execution phases.

Table 3-45. Add Immediate Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : Value Field_{SE}</p> <p>(D) : Value Field_{SE}</p> <p>(A) : RR</p> <p>(P) : Program address</p> <p>Enable signal (S/SXAPD)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop RW</p>	<p>(S/SXAPD) = FAADD PRE/34 + ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAARITH + ...</p> <p>R/MRQ = ...</p> <p>S/RW = FAS11 PRE/34 NOLI + ...</p> <p>FAS11 = FAARITH + ...</p> <p>R/RW = ...</p>	<p>Sign-extended value field of instruction word</p> <p>Sign-extended value field of instruction word</p> <p>Contents of private memory register R. Value field will be added to this quantity</p> <p>Next instruction in sequence</p> <p>Preset adder for A + D → S in PH1</p> <p>Core memory request for next instruction in sequence</p> <p>Prepare to write result into private memory register R</p>
PH1 T5L	<p>One clock long</p> <p>(A0-A31) + (D0-D31) →</p> <p>(S0-S31) → (RW0-RW31)</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p>	<p>Store result (sum) in private memory register R</p>
			Mnemonic: AI (20, A0)

(Continued)

Table 3-45. Add Immediate Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH1 T5L (Cont.)	Set flip-flop CC1 if end carry from result	S/CC1 = K00 CC1XK00 + ... CC1XK00 = FAARITH PH1 + ... R/CC1 = CC1XK00 + ...	K00 is end carry from the addition	
	Set flip-flop CC2 if arithmetic overflow	S/CC2 = (S00 ⊕ S0) PROBOVER + ... PROBOVER = FAARITH PH1 + ... R/CC2 = PROBOVER + ...	Arithmetic overflow occurs when two numbers of like sign are added and their sum cannot be held in 32 bits	
	Set flip-flop OVERIND	S/OVERIND = PROBOVER + ... R/OVERIND = CLEAR	Setting OVERIND enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE	
	Set flip-flop CC3 if result of addition is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) NS0 + ... TESTS = FAS11 PH1 + ... R/CC3 = TESTS + ...		
	Set flip-flop CC4 if result of addition is negative; otherwise reset CC4	S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ...		
	Enable clock T11	NT5EN = RW + ... RW = Set at last PREP clock NT8EN = SXADD/1 RW + ... SXADD/1 = GXAD + ... GXAD = Set at last PREP clock	Clock T11 is enabled by disabling clocks T5 and T8 Flip-flop GXAD is part of the adder logic	
	Branch to PH10	BRPH10 = FAS10 PH1 + ...		
	Set flip-flop DRQ	S/DRQ = BRPH10 + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal is received from core memory	
	PH10 DR	ENDE functions	See table 3-18	
				Mnemonic: AI (20, A0)

ADD HALFWORD (AH; 50, D0) AND SUBTRACT HALFWORD (SH; 58, D8). The AH and SH instructions add or subtract the sign-extended effective halfword from the contents of private memory register R and load the result back into private memory register R.

General. The sign of the effective halfword is extended 16 bit positions to the left to produce a 32-bit quantity. Sign extension occurs during the PREP phases. The actual addition or subtraction of the sign-extended halfword is performed during AH or SH execution phases. Implementation

of the two instructions is identical except for the arithmetic operation involved.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during addition or subtraction. Flip-flop CC1 is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Halfword and Subtract Halfword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-46 lists the detailed logic sequence during all AH and SH execution phases.

Table 3-46. AH and SH Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (C) : EH, sign-extended (D) : EH, sign-extended (A) : RR (P) : Program address		Effective halfword with sign-extended 16 bit positions to the left Contents of private memory register R. Sign-extended effective halfword will be added to this quantity Next instruction in sequence
	If AH, enable signal (S/SXAPD)	(S/SXAPD) = FAADD PRE/34 + ...	Preset adder for A + D → S in PH1
	If SH, enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 + ...	Preset adder for A - D → S in PH1
	Set flip-flop MRQ Set flip-flop RW	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAS10 PRE/34 + ... FAS10 = FAARITH + ... R/MRQ = ... S/RW = FAS11 PRE/34 NOLI + ... FAS11 = FAARITH + ... R/RW = ...	Core memory request for next instruction in sequence Prepare to write result into private memory register R
PH1	One clock long If AH, (A0-A31) + (D0-D31) → (S0-S31) If SH, (A0-A31) - (D0-D31) → (S0-S31)	Adder logic set at last PREP clock Adder logic set at last PREP clock	Add sign-extended effective halfword and contents of register R and gate result to sum bus Subtract sign-extended effective halfword from contents of register R and gate result to sum bus
			Mnemonic: AH (50, D0) SH (58, D8)

(Continued)

Table 3-46. AH and SH Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 (Cont.)	(S0-S31) → (RW0-RW31)	RWXS/0-RWXS/3 = RW + ... RW = Set at last PREP clock	Store result in private memory register R
	Set flip-flop CC1 if end carry from result	S/CC1 = K00 CC1XK00 + ... CC1XK00 = FAARITH PH1 + ... R/CC1 = CC1XK00 + ...	K00 is end carry from addition or end borrow from subtraction
	Set flip-flop CC2 if arithmetic overflow	S/CC2 = (S00 ⊕ S0) PROBOVER + ... PROBOVER = FAARITH PH1 + ... R/CC2 = PROBOVER + ...	Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND	S/OVERIND/1 = PROBOVER + ... R/OVERIND/1 = CLEAR	Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) NS0 + ... TESTS = FAS11 PH1 + ... R/CC3 = TESTS + ...	
	Set flip-flop CC4 if result is negative; otherwise reset CC4	S/CC4 = S0 TESTS + ... R/CC4 = TESTS + ...	
	Enable clock T11	NT5EN = RW + ... RW = Set at last PREP clock NT8EN = SXADD/1 RW + ... SXADD/1 = GXAD + GXNAD + ... GXAD = Set at last PREP clock if AH GXAND = Set at last PREP clock if SH	Clock T11 is enabled by disabling clocks T5 and T8 Flip-flop GXAD is part of adder logic Flip-flop GXNAD is part of adder logic
	Branch to PH10	BRPH10 = FAS10 PH1 + ...	
	Set flip-flop DRQ	S/DRQ = BRPH10 + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal received from core memory
	PH10 DR	ENDE functions	See table 3-18
			Mnemonic: AH (50, D0) SH (58, D8)

ADD WORD (AW; 30, B0) AND SUBTRACT WORD (SW; 38, B8). The AW and SW instructions add or subtract the effective word from the contents of private memory register R and load the result back into private memory register R.

General. The implementation of AW and SW is identical except for the arithmetic operation involved.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is non-zero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during

addition or subtraction. Flip-flop CC1 is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Word and Subtract Word Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-47 lists the detailed logic sequence during all AW and SW execution phases.

Table 3-47. AW and SW Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (C) : EW (D) : EW (A) : RR (P) : Program address		Effective word Effective word Contents of private memory register R. Effective word will be added to this quantity Next instruction in sequence
	If AW, enable signal (S/SXAPD)	(S/SXAPD) = FAADD PRE/34 + ...	Preset adder for A + D → S in PH1
	If SW, enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 + ...	Preset adder for A - D → S in PH1
	Set flip-flop MRQ Set flip-flop RW	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAS10 PRE/34 + ... FAS10 = FAARITH + ... R/MRQ = ... S/RW = FAS11 PRE/34 NOL1 + ... FAS11 = FAARITH + ... R/RW = ...	Core memory request for next instruction in sequence Prepare to write result into private memory register R
PH1	One clock long If AW, (A0-A31) + (D0-D31) → (S0-S31)	Adder logic set at last PREP clock	Add effective word to contents of register R and gate results to sum bus
			Mnemonic: AW (30, B0) SW (38, B8)

(Continued)

Table 3-47. AW and SW Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 (Cont.)	If SW, (A0-A31) - (D0-D31) → (S0-S31)	Adder logic set at last PREP clock	Subtract effective word from contents of register R and gate results to sum bus
	(S0-S31) → (RW0-RW31)	$RWXS/0-RWXS/3 = RW + \dots$	Store result in private memory register R
	Set flip-flop CC1 if end carry from result	$S/CC1 = K00 CC1XK00 + \dots$ $CC1XK00 = FAARITH PH1 + \dots$ $R/CC1 = CC1XK00 + \dots$	K00 is end carry from addition or end borrow from subtraction
	Set flip-flop CC2 if arithmetic overflow	$S/CC2 = (S00 \oplus S0) PROBOVER + \dots$ $PROBOVER = FAARITH PH1 + \dots$ $R/CC2 = PROBOVER + \dots$	Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND	$S/OVERIND/1 = PROBOVER + \dots$ $R/OVERIND/1 = CLEAR$	Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	$S/CC3 = SGTZ TESTS + \dots$ $SGTZ = (S0 + S1 + \dots + S31) NS0 + \dots$ $TESTS = FAS11 PH1 + \dots$ $R/CC3 = TESTS + \dots$	
	Set flip-flop CC4 if result is negative; otherwise reset CC4	$S/CC4 = S0 TESTS + \dots$ $R/CC4 = TESTS + \dots$	
	Enable clock T11	$NT5EN = RW + \dots$ $RW = \text{Set at last PREP clock}$ $NT8EN = SXADD/1 RW + \dots$ $SXADD/1 = GXAD + GXNAD + \dots$ $GXAD = \text{Set at last PREP clock if AW}$ $GXNAD = \text{Set at last PREP clock if SW}$	Clock T11 is enabled by disabling clocks T5 and T8 Flip-flop GXAD is part of adder logic Flip-flop GXNAD is part of adder logic
	Branch to PH10 Set flip-flop DRQ	$BRPH10 = FAS10 PH1 + \dots$ $S/DRQ = BRPH10 + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release signal received from core memory
	PH10 DR	ENDE functions	See table 3-18

ADD DOUBLEWORD (AD; 10, 90) AND SUBTRACT DOUBLEWORD (SD; 18, 98). The AD and SD instructions add or subtract the effective doubleword from the contents of private memory registers R and Ru1, treated as a doubleword value, and load the result back into private memory registers R and Ru1. The R field of the instruction word must specify an even private memory register for a correct result.

General. The implementation of AD and SD is identical except for the arithmetic operation involved.

Condition Codes. If the result in the private memory registers is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code

settings of XX01. Flip-flop CC2 is set if there is fixed-point overflow during the addition or subtraction. Flip-flop CC1 is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location X'43' occurs if there is a fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Doubleword and Subtract Doubleword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-143 shows the simplified phase sequence for the two instructions during execution, and table 3-48 lists the detailed logic sequence during all AD and SD execution phases.




Figure 3-143. Add Doubleword and Subtract Doubleword Instruction, Phase Diagram

Table 3-48. Add Doubleword and Subtract Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP:</u>		
	(C) : ED_{LSH}		Least significant half of effective doubleword
	(D) : ED_{LSH}		Least significant half of effective doubleword
	(A) : $RRu1$		Contents of private memory register $Ru1$. This is the least significant word of operand stored in private memory
	(P) : ED_{MSH} address		Address of most significant word of effective doubleword
	(B) : Program address		Address of next instruction in sequence
	If AD, enable signal (S/SXAPD)	$(S/SXAPD) = FAADD\ PRE/34 + \dots$	Preset adder for $A + D$ → S in PH1
If SD, enable signal (S/SXAMD)	$(S/SXAMD) = FASUB\ PRE/34 + \dots$	Preset adder for $A - D$ → S in PH1	
Set flip-flop MRQ	$S/MRQ = (S/MRQ/3) + \dots$ $(S/MRQ/3) = FADW/1\ PRE/34 + \dots$ $FADW/1 = OUI\ FAS11$ $FAS11 = FAARITH + \dots$ $R/MRQ = \dots$	Core memory request for most significant word of doubleword. Flip-flop DRQ set on next clock	
Reset flip-flop NMRQP1	$S/NMRQP1 = N(S/MRQ/3) + \dots$ $R/NMRQP1 = \dots$	Used to delay setting flip-flop DRQ	
Set flip-flop RW	$S/RW = FAS11\ PRE/34\ NOL1 + \dots$ $R/RW = \dots$	Prepare to write least significant word of result into private memory register $Ru1$	
Reset flip-flop NLR31F	$S/NLR31F = N(S/LR31)$ $(S/LR31) = FADW/1\ NANLZ\ PRE3 + \dots$ $R/NLR31F = \dots$	Force a one on private memory address line LR31 during PH1 to select private memory register $Ru1$	
			Mnemonic: AD (10, 90) SD (18, 98)

(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1	One clock long		
T11L	If AD, (A0-A31) + (D0-D31) → (S0-S31)	Adder logic set at last PREP clock	Add least significant word of effective doubleword to least significant word of private memory doubleword, and gate result to sum bus
	If SD, (A0-A31) - (D0-D31) → (S0-S31)	Adder logic set at last PREP clock	Subtract least significant word of effective doubleword from least significant word of private memory doubleword, and gate result to sum bus
	(S0-S31) → (RW0-RW31)	$RWXS/0-RWXS/3 = RW + \dots$ RW = Set at last PREP clock	Store least significant word of result in private memory register Ru1
	Reset flip-flop NSXBF	S/NSXBF = N(S/SXB) (S/SXB) = FADW/1 PH1 + ... R/NSXBF = ...	Preset logic for B → S in PH2
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = FADW/1 PH1 + ... R/NAXRR = ...	Preset logic for transferring most significant word of private memory doubleword to A-register in PH2
	Set flip-flop SW0 if (S0-S31) is nonzero	S/SW0 = NS0031Z (S/SW0/NZ) + ... NS0031Z = (S0 + S1 + ... + S31) (S/SW0/NZ) = K00HOLD + ... K00HOLD = FADW/1 PH1 + ... R/SW0 = ...	Used in setting CC3 in PH4. CC1 through CC4 may be set in this phase, but action is meaningless since they are also set in PH4
	Set flip-flop FL3 if end carry	S/FL3 = K00 K00HOLD + ... R/FL3 = ...	K00 is end carry or end borrow from adding or subtracting the least significant words of the two operands. Flip-flop NK31 will be reset in PH2 if end carry exists
Enable clock T11	NT5EN = RW + ... RW = Set at last PREP clock	Clock T11 is enabled by disabling clocks T5 and T8	
			Mnemonic: AD (10, 90) SD (18, 98)

(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T11L (Cont.)	Set flip-flop DRQ	NT8EN = SXADD/1 RW + ... SXADD/1 = GXAD + GXNAD + ... GXAD = Set at last PREP clock if AD GXNAD = Set at last PREP clock if SD S/DRQ = MRQP1 + ... R/DRQ = ...	Flip-flop GXAD is part of adder logic Flip-flop GXNAD is part of adder logic MRQP1 was set on previous clock. DRQ inhibits transmission of another clock until data release signal received from core memory
PH2 DR	One clock long (B0-B31) → (S0-S31) (S15-S31) ↗ (P15-P31) (MB0-MB31) → (C0-C31) ↗ (D0-D31) (RR0-RR31) ↗ (A0-A31)	SXB = NDIS SXBF + ... SXBF = Set at PH1 clock CXMB = DG = /DG/ DXC = FADW/1 PH2 + ... AXRR = Set at PH1 clock	Transfer program address to P-register Transfer most significant word of effective doubleword to D-register Transfer most significant word of private memory doubleword to A-register
	If AD, enable signal (S/SXAPD)	(S/SXAPD) = FAADD PH2 + ...	Preset adder for A + D → S in PH3
	If SD, enable signal (S/SXAMD)	(S/SXAMD) = FASUB PH2 + ...	Preset adder for A - D → S in PH3
	Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FADW/1 PH2 + ... R/MRQ = ...	Core memory request for next instruction in sequence
	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/MRQ/3) + ... R/NMRQP1 = ...	Used to delay setting flip-flop DRQ
	Set flip-flop RW	S/RW = FAS11 PH2 NOL1 + ... R/RW = ...	Prepare to write most significant word of result into private memory register R
	Reset flip-flop NK31 if there was end carry in PH2	S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1)	Provides carry to most significant word addition in PH3
			Mnemonic: AD (10, 90) SD (18, 98)

(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)		$(S/K31) = FADW/1 \text{ PH2} + \dots$ $(S/K31/1) = K00 (S/K31/3) + \dots + \dots$ $(S/K31/3) = N(FADW/1 \text{ PH2} \text{ NFL3})$ $R/NK31 = \dots$	
PH3 T11L	<p>One clock long</p> <p>If AD, $(A0-A31) + (D0-D31)$ $\longrightarrow (S0-S31)$</p> <p>If SD, $(A0-A31) - (D0-D31)$ $\longrightarrow (S0-S31)$</p>	<p>Adder logic set at PH1 clock</p> <p>Adder logic set at PH1 clock</p>	<p>Add most significant word of effective doubleword to most significant word of private memory doubleword, and gate result to sum bus. Carry to least significant bit is present if flip-flop NK31 was reset in PH2</p> <p>Subtract most significant word of effective doubleword from most significant word of private memory doubleword, and gate result to sum bus. Borrow from least significant bit is present if flip-flop NK31 was reset in PH2</p>
	<p>$(S0-S31) \longrightarrow (RW0-RW31)$</p> <p>Set flip-flop CC1 if end carry from result</p> <p>Set flip-flop CC2 if arithmetic overflow</p> <p>Set flip-flop OVERIND/1</p>	<p>$RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{Set at PH2 clock}$</p> <p>$S/CC1 = K00 \text{ CC1XK00} + \dots$ $CC1XK00 = FAARITH \text{ PH3} + \dots$ $R/CC1 = CC1XK00 + \dots$</p> <p>$S/CC2 = (S00 + S0) \text{ PROBOVER} + \dots$ $PROBOVER = FAARITH \text{ PH3} + \dots$ $R/CC2 = PROBOVER + \dots$</p> <p>$S/OVERIND/1 = PROBOVER + \dots$ $R/OVERIND/1 = \text{CLEAR}$</p>	<p>Store most significant word of result in private memory register R</p> <p>K00 is end carry from addition</p> <p>Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits</p> <p>Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE</p>
			<p>Mnemonic: AD (10, 90) SD (18, 98)</p>

(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T11L (Cont.)	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + ...	Clock T11 is enabled by disabling clocks T5 and T8 Flip-flop GXAD is part of adder logic Flip-flop GXNAD is part of adder logic Inhibits transmission of another clock until data release signal received from core memory
		SGTZ = (S0 + S1 + ... + S31) NS0 + ...	
	Set flip-flop CC4 if result is negative; otherwise reset CC4	TESTS = FAS11 PH3 + ...	
		R/CC3 = TESTS + ...	
	Enable clock T11	S/CC4 = S0 TESTS + ...	
		R/CC4 = TESTS + ...	
		NT5EN = RW + ...	
		RW = Set at PH2 clock	
		NT8EN = SXADD/1 RW + ...	
		SXADD/1 = GXAD + GXNAD + ...	
	Branch to PH10	GXAD = Set at PH2 clock if AD	
		GXNAD = Set at PH2 clock if SD	
Set flip-flop DRQ	BRPH10 = FADW/1 PH3 + ...		
	S/DRQ = BRPH10 + MRQP1 + ...		
	R/DRQ = ...		
PH10 DR	ENDE functions	See table 3-18	Mnemonic: AD (10, 90) SD (18, 98)

3-67 Family of Multiply Instructions (FAMUL)

GENERAL. Multiplication in the Sigma 5 computer is done with the Multiply Immediate, Multiply Halfword, and Multiply Word instructions. The multiplicand is located either in a specified memory location or, in the case of the Multiply Immediate instruction, in bits 12 through 31 of the instruction word. The multiplier is located in a specified private memory register. The product is stored in private memory.

The Sigma 5 computer uses the bit-pair method of multiplication, in which the multiplier is examined two bits at a time and one addition or one subtraction is performed for that bit pair. With each addition or subtraction the partial product is shifted two bit positions to the right. An example of bit-pair multiplication is shown in figure 3-144.

There are four possible states for one bit pair: 00, 01, 10, and 11. Multiplying by the first three types of bit pairs is done by normal shift and add operations. Multiplying by bit pair 00 is done by adding zeros to the partial product; multiplying by bit pairs 01 and 10 is done by adding the multiplicand or two times the multiplicand, respectively, to the partial product. Multiplying by bit pair 11 is a special case. Multiplication by 3 cannot be represented by a multiple of 2; therefore, simply shifting the multiplicand and adding is not possible in this case. To multiply by this bit pair, 1 times the multiplicand is subtracted from the partial product during one iteration, and 4 times the multiplicand is added to the partial product during the next iteration. Adding 4 times the multiplicand is accomplished by adding 1 to the next higher bit pair at the time that bit pair is under examination. The next bit pair becomes 01 if it was 00, 10 if it was 01, 11 if it was 10, or 00 with a 1 to be added to the next bit pair if it was 11. The two multiplier bits to be examined are in bits 30 and 31 of the B-register, and a 1, or carry, to the next higher bit pair is saved in flip-flop BC31 until that bit pair comes under examination.

Table 3-49 shows all possible combinations of bit pairs and carries, the weight of each bit pair with its carry, and the manner in which each weight is implemented. During the multiplication iterations, the multiplicand is in the C- and D-registers, and the partial product is in the A- and B-registers, with the most significant half in the A-register. When zeros are to be added to the partial product, the contents of the A-register are simply placed

on the sum bus and shifted right two bit positions into the A- and B-registers. When 1 times the multiplicand is to be added to the partial product, the contents of the A- and D-registers are added together. When 2 times the multiplicand is to be added, the multiplicand is shifted left one bit position in the C-register and placed in the D-register before adding to the partial product. When -1 times the multiplicand is to be added, the two's complement of the multiplicand in the D-register is added to the partial product in the A-register. The shift and add operations take place 16 times in the case of immediate and word operation (32-bit multiplier) and 8 times in the case of halfword operation (16-bit multiplier). These iterations are brought about by 16 or 8 repetitions of phase 6 of the instruction. The number of iterations is controlled by counting the macro-counter down from 16 or 8 to zero.

A multiply instruction may be interrupted for input/output operation during any one of the iteration phases up to the last four iterations. If such an interrupt takes place, the adder output is shifted right two bit positions into the A-register, but the B-register remains stationary. In order to save the two least significant bits from the adder, which would normally be shifted into the B-register, these bits are clocked into flip-flops FL1 and FL2. When the I/O operation is complete, the outputs of FL1 and FL2 are clocked into B0 and B1, where these bits would have been if the interrupt had not occurred.

MULTIPLY IMMEDIATE (MI; 23) AND MULTIPLY WORD (MW; 37, 77). The MI and MW instructions are identical except for the preparation phases, and will therefore be discussed as one instruction. The MI instruction uses as the multiplicand the value in bits 12 through 31 of the instruction word, treated as a 20-bit integer with the sign extended left to bit 0. The MW instruction takes the multiplicand from the core memory location specified by the reference address field of the instruction word. In both cases the multiplier is taken from the private memory register specified by the R field of the instruction word plus 1 if the R field is even, or from the register specified by the R field if the R field contains an odd number. If the R field contains an even number, the 32 high-order bits of the product are loaded into register R and the 32 low-order bits are loaded into register R plus 1. If the R field contains an odd number, the 32 low-order bits of the product are loaded into register R, and a 64-bit product cannot be generated. Condition code bit 4 is set if the product is negative, CC3 is set if the product is positive, and CC2 is set if the product is not correctly representable in register Ru1 alone.




Figure 3-144. Bit-Pair Multiplication

Table 3-49. Bit Weights and Operations for Bit-Pair Multiplication


B30	B31	BC31	Weight	Implementation of Weight	Operation						
0	0	0	0	0		$2C \rightarrow D$			$S/A \rightarrow S$		$BX1/4 \rightarrow B$
0	0	1	1	1	$C \rightarrow D$		$S/A+D \rightarrow S$				$BX1/4 \rightarrow B$
0	1	0	1	1	$C \rightarrow D$		$S/A+D \rightarrow S$				$BX1/4 \rightarrow B$
0	1	1	2	2		$2C \rightarrow D$	$S/A+D \rightarrow S$				$BX1/4 \rightarrow B$
1	0	0	2	2		$2C \rightarrow D$	$S/A+D \rightarrow S$				$BX1/4 \rightarrow B$
1	0	1	3	-1 +4	$C \rightarrow D$			$S/A-D \rightarrow S$		$1 \rightarrow BC31$	$BX1/4 \rightarrow B$
1	1	0	3	-1 +4	$C \rightarrow D$			$S/A-D \rightarrow S$		$1 \rightarrow BC31$	$BX1/4 \rightarrow B$
1	1	1	4	0 +4		$2C \rightarrow D$			$S/A \rightarrow S$	$1 \rightarrow BC31$	$BX1/4 \rightarrow B$

Preparation phases for the MI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59; preparation phases for the MW instruction are the same as the general PREP phases for word instructions. Figure 3-145 shows the simplified phase sequence for the MI and MW instructions. Table 3-50 lists the logic sequence during all the execution phases of these instructions.

MULTIPLY HALFWORD (MH; 57, D7). The MH instruction multiplies the effective halfword by bits 16 through 31 of the contents of the private memory register specified

in the R field of the instruction. The product is stored in the private memory register specified by the R field plus 1 if the R field is even or in the register specified by the R field if the R field is odd. Condition code flip-flop CC4 is set if the result is negative; flip-flop CC3 is set if the result is positive.

Preparation phases for the MH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-146 shows the simplified phase sequence for the MH instructions. Table 3-51 lists the logic sequence during all the execution phases of the instruction.



901172A. 3081

Figure 3-145. Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram

Table 3-50. Multiply Immediate and Multiply Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): Multiplicand (sign padded if MI)</p> <p>(D): Multiplicand (sign padded if MI)</p> <p>(P): Program address</p> <p>(B): Program address</p> <p>(A): Multiplier (RRu1)</p> <p>(MC): 16</p> <p>(CC2): 0</p> <p>Enable signal (S/SXA)</p> <p>Branch to PH3</p>	<p>(S/SXA) = FAMUL PRE/34 + ...</p> <p>FAMUL = OU3 OL7 + OU2 OL3</p> <p>BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 + ...</p> <p>FAMDS = FAMULNH + ...</p> <p>FAMULNH = OU3 OL7 + OU2 OL3</p>	
PH3 T5L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (B0-B31)</p> <p>Branch to PH6</p>	<p>Adder preset at last PREP clock</p> <p>BXS = FAMUL PH3 + ...</p> <p>BRPH6 = FAMULNH PH3 + ...</p>	Transfer multiplier to B-register
PH6 T5L	<p>One clock long</p> <p>Iteration phase - repeated until MC = 0</p> <p>Enable signal MIT</p> <p>Enable signal MIT/1</p>	<p>MIT = FAMUL PH6</p> <p>MIT/1 = FAMUL NIOEN (PH6 + S/PH6/IO)</p>	<p>Control signal to handle direct logic</p> <p>Control signal to handle preset logic. S/PH6/IO is true when returning from I/O operation</p>
			Mnemonic: MI(23), MW (37, 77)

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont)	Preset logic for register control:	See table 3-150	
	Reset input for D-register flip-flops	$DX = MIT/1 + DXC + \dots$	To place zeros in D-register when transferring data into register and previous bit content was 1
	$(C0-C31) \not\rightarrow (D0-D31)$	$DXC = MIT/1 (B31 \oplus BC31) + \dots$	Multiplicand into D-register
	$2(C0-C31) \not\rightarrow (D0-D31)$	$DXCL1 = MIT/1 NDXC$	Prepare to add 2 times the multiplicand to partial product (insignificant when $(S/SXA/1)$ is true)
	$(A0-A31) + (D0-D31) \rightarrow (S0-S31)$	$(S/SXAPD) = MIT/1 N(S/AXAMD/1) N(S/SXA/1) + \dots$	Add adjusted multiplicand to partial product
	$(A0-A31) - (D0-D31) \rightarrow (S0-S31)$	$(S/SXAMD/1) = MIT/1 B30 (B31 \oplus BC31) + \dots$	Add two's complement of multiplicand to partial product
	$(A0-A31) \rightarrow (S0-S31)$	$(S/SXA/1) = MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)$	Add zeros to partial product
	Set flip-flop BC31	$(S/BC31) = (S/SXAMD/1)$	Carry 1 to next higher bit pair
		$(R/BC31) = MIT/1 NB30 + CLEAR$	
	Set flip-flop B0	$S/B0 = BXBR2 S30/1 + \dots$	Shift partial product right two bit positions into B-register. Bits are in FL1 and FL2 if returning from I/O operation
		$S30/1 = B0001EN/1 S30 + (S/PH6/IO) FL1$	
	Set flip-flop B1	$S/B1 = BXBR2 S31/1 + \dots$	
		$S31/1 = B0001EN/1 S31 + (S/PH6/IO) FL2$	
	$(B00-B29) \not\rightarrow (B02-B31)$	$BXBR2 = MIT/1 + \dots$	
	Direct logic for register control:		
$S000 \not\rightarrow A0$	} $AXSR2 = MIT + \dots$		
$S00 \not\rightarrow A1$			
$(S00-S29) \not\rightarrow (A02-A31)$			
$S30 \not\rightarrow FL1$	$S/FL1 = S30 MIT + \dots$	Two-bit extension of A-register for I/O operation	
	$R/FL1 = MIT + CLEAR$		

Mnemonic: MI(23), MW(37, 77)

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 T5L (Cont.)	S31 → FL2	S/FL2 = S31 MIT + ...	Decrement macro-counter 16 times to provide required number of iterations	
		R/FL2 = MIT + CLEAR		
	General control functions:			
	MC - 1 → MC	MCDC7 = MIT/1 + ...		
	Sustain PH6 until MC = 0	BRPH6 = FAMDS PH6 NMCZ NBRPH10 NFSHEX + ...		
	On the next to last clock:			
	B30 → B3031 if MC = 1	S/B3031 = B30 MIT (MC = 1)		Extend multiplier sign bit two bit positions to the left on next to final clock. Bit 28 and 29 are 0 at this time and will not interfere
	Final clock:			
	Enable signal (S/SXAMD/1) if negative multiplier and BC31 = 0	(S/SXAMD/1) = MIT/1 B30 (B31 ⊕ BC31) + ...		Sets up sign iteration logic. If positive multiplier, BC31 cannot be 1 because there can be no carry from the previous bit pair, containing the sign bit, if the sign bit is 0
	Enable signal (S/SXA/1) if positive multiplier and BC31 = 0 or negative multiplier and BC31 = 1	(S/SXA/1) = MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)		
	Set flip-flop RW	S/RW = (S/RW) (S/RW) = MIT MCZ + ... R/RW = ...		Prepare to write into private memory
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NBRPH6 NIOEN R/MRQ = ...		Request for core memory cycle to read next instruction
	I/O service call:			
	Enable signal IOEN6	IOEN6 = FAMDS PH6 NFPRR NFSHEX IOEN6/1 + ... IOEN6/1 = MC0005Z + ...		Enable I/O service call if MC ≥ 0
Inhibit PH6	S/PH6 = BRPH6 NCLEAR NIOEN R/PH6 = ...	Proceed to I/O phases		
			Mnemonic: MI(23), MW(37, 77)	

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	Inhibit I/O from performing $C \rightarrow D$ so that MUL instruction can perform $C \rightarrow D$ or $2C \rightarrow D$ FL1 \rightarrow B0 FL2 \rightarrow B1	DXC = IOPH1 SW13 NBXBR2 + ... S/B0 = BXBR2 S30/1 + ... S30/1 = (S/PH6/IO) FL1 + ... S/B1 = BXBR2 S31/1 + ... S31/1 = (S/PH6/IO) FL2 + ...	This input to DXC is low at this time Last two partial product bits stored in FL1 and FL2 during I/O operation
PH7 T5L	One clock long (A0-A31) \rightarrow (S0-S31) or (A0-A31) - (D0-D31) \rightarrow (S0-S31) (S0-S31) \rightarrow (RW0-RW31) (S0-S31) \rightarrow (A0-A31) Enable signal (S/SXA) if B0 = 0 Enable signal (S/SXNA) if B0 = 1 Enable signal TESTS Set flip-flop CC3 if S0 = 0 Set flip-flop CC4 if S0 = 0	Logic preset in PH6 RWXS = RW AXS = FAMULNH PH7 + ... (S/SXA) = FAMULNH PH7 NB0 + ... (S/SXNA) = FAMULNH PH7 B0 + ... TESTS = FAMULNH PH7 S/CC3 = SGTZ TESTS + ... SGTZ = N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z) S/CC4 = (S/CC4/2) TESTS (S/CC4/2) = S0 NFACOMP	Store 32 high-order bits of product in private memory register R Place final product in A-register for magnitude test Preset for A-register contents on sum bus for magnitude test in PH9 Preset for one's complement of A-register contents on sum bus for magnitude test in PH9 Enable S-register test to set condition code S0 = 0 indicates positive product S0 = 1 indicates negative product
			Mnemonic: MI(23), MW(37, 77)

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T5L (Cont.)	Reset flip-flop NT8L Branch to PH9	$S/NT8L = N(S/T8L)$ $(S/T8L) = FAMULNH PH7$ $R/NT8L = \dots$ $BRPH9 = FAMULNH PH7 + \dots$	Set clock T8L for PH9
PH9 T8L	One clock long Set flip-flop CC2 if $S \neq 0$ Set flip-flop RW Set flip-flop LR31 Enable signal (S/SXB) Set flip-flop DRQ	$S/CC2 = NS0031Z (S/CC2/NZ) + \dots$ $S/CC2/NZ = FAMULNH PH9$ $S/RW = (S/RW)$ $(S/RW) = FAMDS PH9 + \dots$ $R/RW = \dots$ $(S/LR31) = FAMULNH PH9 + \dots$ $(S/SXB) = FAMULNH PH9 + \dots$ $S/DRQ = (S/DRQ)$ $(S/DRQ/2) = PH9 + \dots$ $R/DRQ = \dots$	$S = 0$ indicates top 33 product bits are not the same, therefore result is not correctly representable in register Ru1 alone Prepare to write into private memory Set least significant bit of private memory address lines to access register Ru1 Preset for $B \rightarrow S$ in PH10 Data request, inhibiting transmission of another clock until data release received from memory
PH10 T5L	One clock long $(B0-B31) \rightarrow (S0-S31)$ $(S0-S31) \rightarrow (RW0-RW31)$ ENDE functions	Logic preset in PH9 $RWXS = RW$	Place least significant 32 product bits on sum bus Write least significant 32 product bits in register Ru1
			Mnemonic: MI(23), MW(37, 77)




Figure 3-146. Multiply Halfword Instruction, Phase Sequence Diagram

Table 3-51. Multiply Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : Multiplicand</p> <p>(D) : Multiplicand</p> <p>(P) : Program address</p> <p>(B) : Program address</p> <p>(A) : Multiplier (RR)</p> <p>(MC) : 8</p> <p>(R) : Ru1</p> <p>Enable signal (S/SXA)</p> <p>Branch to PH3</p>	<p>(S/SXA) = FAMUL PRE/34 + ...</p> <p>BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 + ...</p>	
PH3 T5L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (B0-B31)</p> <p>Right cycle D-register 1 byte if P32 = 1</p> <p>0 ↗ (D16-D23)</p>	<p>Adder preset at last PREP clock</p> <p>BXS = FAMUL PH3 + ...</p> <p>DXDR8 = FUMH PH3 P32 + ...</p> <p>FUMH = OU5 OL7</p> <p>DXDR8/2 = DXDR8 NFUMH (10W)</p>	<p>Transfer multiplier to B-register</p> <p>First half of up alignment of halfword to bits 0 through 15. P32 = 1 indicates that the least significant halfword will be used as the multiplicand</p>
PH4 T5L	<p>One clock long</p> <p>Right cycle D-register 1 byte if P32 = 1</p> <p>0 ↗ (D16-D23)</p>	<p>DXDR8 = FUMH P32 (PH4 + ...) + ...</p> <p>DXDR8/2 = DXDR8 NFUMH</p>	<p>Multiplicand is now in most significant 32 bits of D-register</p> <p>NFUMH is false at this time. DXDR8/2 shifts data into bits 16 through 23 of D-register</p>
			Mnemonic: MH(57, D7)

(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L (Cont.)	<p>0 \rightarrow (D16-D31) if P32 = 0</p> <p>0 \rightarrow (B8-B15)</p> <p>Enable signal (S/SXD)</p> <p>Reset flip-flop NCXS</p>	<p>DX/2 = FUMH PH4 + ...</p> <p>DX/3 = FUMH PH4 + ...</p> <p>BX/1 = BX/4 + ...</p> <p>BX/4 = FUMH PH4 + ...</p> <p>(S/SXD) = FUMH PH4 + ...</p> <p>S/NCXS = N(S/CXS)</p> <p>(S/CXS) = FUMH PH4 + ...</p> <p>R/NCXS = ...</p>	<p>DX/2 clears bits 16 through 23 of D-register. DX/3 clears bits 17 through 31 of D-register. If P32 = 0, halfword to be multiplied is in most significant half of original multiplicand</p> <p>BX/1 clears bits 8 through 15 of B-register so that when MC = 1 in PH6, B28 and B29 will be clear for sign extension</p> <p>Preset adder for D \rightarrow S in PH5</p> <p>Preset for S \rightarrow C in PH5</p>
PH5 T5L	<p>One clock long</p> <p>(D0-D31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (C0-C31)</p>	<p>Logic preset in PH4</p> <p>Logic preset in PH4</p>	<p>Transfer aligned multiplicand to C-register</p>
PH6 T5L	<p>One clock long</p> <p>Iteration phase - repeated until MC = 0</p> <p>Enable signal MIT</p> <p>Enable signal MIT/1</p> <p>Preset logic for register control:</p> <p>Reset input for D-register flip-flops</p>	<p>MIT = FAMUL PH6</p> <p>MIT/1 = FAMUL NIOEN (PH6 + S/PH6/IO)</p> <p>See table 3-49</p> <p>DX = MIT/1 + DXC + ...</p>	<p>Control signal to handle direct logic</p> <p>Control signal to handle preset logic. S/PH6/IO is true when returning from I/O operation</p> <p>To place zeros in D-register when transferring data into register and previous bit content was 1</p>
			Mnemonic: MH(57, D7)

(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	$(C0-C31) \rightarrow (D0-D31)$	$DXC = MIT/1 (D31 \oplus BC31) + \dots$	Multiplicand into D-register
	$2(C0-C31) \rightarrow (D0-D31)$	$DXCL1 = MIT/1 NDXC$	Prepare to add 2 times the multiplicand to partial product (insignificant when $(S/SXA/1)$ is true)
	$(A0-A31) + (D0-D31) \rightarrow (S0-S31)$	$(S/SXAPD) = MIT/1 N(S/AXAMD/1) N(S/SXA/1) + \dots$	Add adjusted multiplicand to partial product
	$(A0-A31) - (D0-D31) \rightarrow (S0-S31)$	$(S/SXAMD/1) = MIT/1 B30 (B31 \oplus BC31) + \dots$	Add two's complement of multiplicand to partial product
	$(A0-A31) \rightarrow (S0-S31)$	$(S/SXA/1) = MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)$	Add zeros to partial product
	Set flip-flop BC31	$S/BC31 = (S/BC31)$ $(S/BC31) = (S/SXAMD/1)$	Carry 1 to next higher bit pair
	Set flip-flop B0	$(R/BC31) = MIT/1 NB30 + CLEAR$ $S/B0 = BXBR2 S30/1 + \dots$ $S30/1 = B0001EN/1 S30 + (S/PH6/IO) FL1$	Shift partial product right two bit positions into B-register. Bits are in FL1 and FL2 if returning from I/O operation
	Set flip-flop B1	$S/B1 = BXBR2 S31/1 + \dots$ $S31/1 = B0001EN/1 S31 + (S/PH6/IO) FL2$	
	$(B00-B29) \rightarrow (B02-B31)$	$BXBR2 = MIT/1 + \dots$	
	Register control - direct logic:		
	$S000 \rightarrow A0$	} $AXSR2 = MIT + \dots$	Shift partial product right two bit positions into A-register
	$S00 \rightarrow A1$		
	$(S00-S29) \rightarrow (A02-A31)$		
	$S30 \rightarrow FL1$	$S/FL1 = S30 MIT + \dots$ $R/FL1 = MIT + CLEAR$	Two-bit extension of A-register for I/O operation
	$S31 \rightarrow FL2$	$S/FL2 = S31 MIT + \dots$ $R/FL2 = MIT + CLEAR$	

Mnemonic: MH(57, D7)

(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	General control functions: MC - 1 \rightarrow MC	MCDC7 = MIT/1 + ...	Decrement macro-counter 8 times to provide required number of iterations
	Sustain PH6 until MC = 0	BRPH6 = FAMDS PH6 NMCZ NBRPH10 NFSHEX + ...	
	On the next to last clock: B30 \rightarrow B3031 if MC = 1	S/B3031 = B30 MIT (MC = 1)	Extend multiplier sign bit two bit positions to the left on next to final clock. Bit 28 and 29 are 0 at this time and will not interfere
	Final clock: Enable signal (S/SXAMD/1) if negative multiplier and BC31 = 0	(S/SXAMD/1) = MIT/1 B30 (B31 \oplus BC31) + ...	
	Enable signal (S/SXA/1) if positive multiplier and BC31 = 0 or negative multiplier and BC31 = 1	(S/SXA/1) = MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)	Sets up sign iteration logic. If positive multiplier, BC31 cannot be 1 because there can be no carry from the previous bit pair, containing the sign bit, if the sign bit is 0
	Set flip-flop RW	S/RW = (S/RW) (S/RW) = MIT MCZ + ... R/RW = ...	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NBRPH6 NIOEN R/MRQ = ...	Request for core memory cycle to read next instruction
	Set flip-flop DRQ	S/DRQ = (S/DRQ) (S/DRQ) = BRPH10 + ... R/DRQ = ...	Data request inhibiting transmission of another clock until data release received from memory
	Branch to PH10	BRPH10 = FUMH PH6 MCZ + ...	

(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	<p>I/O service call:</p> <p>Enable signal IOEN6</p> <p>Inhibit PH6</p> <p>Inhibit I/O from performing $C \rightarrow D$ so that MUL instruction can perform $C \rightarrow D$ or $2C \rightarrow D$</p> <p>$FL1 \rightarrow B0$</p> <p>$FL2 \rightarrow B1$</p>	<p>IOEN6 = FAMDS PH6 NFPRR NFSHEX IOEN6/1 + ...</p> <p>IOEN6/1 = MC0005Z + ...</p> <p>S/PH6 = BRPH6 NCLEAR NIOEN</p> <p>R/PH6 = ...</p> <p>DXC = IOPH1 SW13 NBXBR2 + ...</p> <p>S/B0 = BXBR2 S30/1 + ...</p> <p>S30/1 = (S/PH6/IO) FL1 + ...</p> <p>S/B1 = BXBR2 S31/1 + ...</p> <p>S31/1 = (S/PH6/IO) FL2 + ...</p>	<p>Enable I/O service call if $MC \geq 0$</p> <p>Proceed to I/O phases</p> <p>This input to DXC is low at this time</p> <p>Last two partial product bits stored in FL1 and FL2 during I/O operation</p>
PH10 DR	<p>Sustained until data release</p> <p>$(A0-A31) \rightarrow (S0-S31)$</p> <p>or</p> <p>$(A0-A31) - (D0-D31) \rightarrow (S0-S31)$</p> <p>$(S0-S31) \rightarrow (RW0-RW31)$</p> <p>Enable signal TESTS</p> <p>Set flip-flop CC3 if $S0 = 0$</p> <p>Set flip-flop CC4 if $S0 = 1$</p> <p>ENDE functions</p>	<p>(S/SXA) or (S/SXAMD) preset in PH6</p> <p>RWXS = RW</p> <p>TESTS = FUMH ENDE + ...</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)</p> <p>S/CC4 = (S/CC4/2) TESTS</p> <p>(S/CC4/2) = S0 NFACOMP</p>	<p>Transfer product to private memory register Ru1. R31 set in PRE3. Product bits shifted into B-register are insignificant</p> <p>Enable S-register test to set condition code</p> <p>S0 = 0 indicates positive product</p> <p>S0 = 1 indicates negative product</p>
			<p>Mnemonic: MH(57, D7)</p>

3-68 Family of Divide Instructions (FADIV)


GENERAL. Two division instructions are available for the Sigma 5 computer: Divide Halfword (DH) and Divide Word (DW). In both cases the numerator is in private memory and the denominator is in core memory. The quotient is stored in private memory.

Since the logic sequence for the DW instruction with an odd number in the R field is identical to the DH instruction, these two operations are discussed together. The Divide Word instruction with an even R field is discussed separately.

Nonrestoring Division. The Sigma 5 computer uses the nonrestoring division method for the DH and DW instructions. Multiples of the denominator are repeatedly

subtracted from the numerator. The method differs from restoring division in that each subtraction is allowed regardless of whether the residue is positive or negative. If the residue is negative, a zero is placed in the quotient for that order and the next multiple of the denominator is added to, rather than subtracted from, the residue. Every time the residue is positive, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted. The result is the same as in restoring division. The total of all multiples subtracted minus the total of all multiples added plus the remainder equals the numerator. The zero point (residue = 0) is approached from both sides.

An example of the additions and subtractions used in nonrestoring division is shown in figure 3-147. A graphic representation of the process, showing the movement of the residue on both sides of zero, is shown in figure 3-148.



901172A. 3670

Figure 3-147. Nonrestoring Division




Figure 3-148. Nonrestoring Division, Graphic Representation

When the denominator is to be subtracted from the numerator, the two's complement of the denominator is added to the residue. This technique, with sign bits, is shown in figure 3-149. Each time a one appears in the sign bit of the residue, a zero is added to the appropriate order of the quotient and the next denominator multiple is added (remaining in the uncomplemented form). Each time a zero appears in the sign bit of the residue, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted (two's complement form is added). Each time a positive residue is reached, the end carry bit is a one. Normally, in two's complement additions, this end carry is discarded. In Sigma 5 division, the end carry, designated K00, is used to signify that a positive partial dividend has been obtained.

As the numerator is transferred to the B-register, in the case of DH, and the A- and B-registers, in the case of DW, the absolute value of the numerator is obtained. This is done by looking at the sign of the numerator, in flip-flop FL1, and taking the two's complement if the numerator is negative.

During each iteration, the residue from the addition is shifted left one bit position in the A- and B-registers so that the next addition will produce the quotient bit for the next lower order. Each quotient bit is transferred to the least significant bit of the B-register. The sign of the denominator is tested during every iteration and compared with the carry bit to determine whether the denominator is to be added or subtracted at the next iteration. At the time the quotient is transferred to private memory, the final sign adjustment is made by taking the two's complement of the quotient if the numerator and denominator signs are unlike.

DIVIDE HALWORD (DH; 56, D6) AND DIVIDE WORD WITH ODD R FIELD. The DH instruction divides the contents of the private memory register specified by the R field of the instruction (treated as a 32-bit fixed-point integer) by the halfword specified in the reference address field and the contents of the private memory register specified by the X field. The quotient is loaded into the private memory register specified by the R field. If the absolute value of the quotient cannot be correctly represented in 32 bits,

fixed-point overflow occurs, CC2 is set to one, and the contents of register R, CC1, CC3, and CC4 are unchanged. If overflow does not occur, CC4 is set to indicate a negative quotient, and CC3 is set to indicate a positive quotient.

In the case of the divide word instruction with an odd R field, the numerator is in register R as in the divide halfword, and the quotient is loaded into register R. The remainder is lost.

If CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword is set to one, the program traps to location X'43' with the contents of register R, CC1, CC3, and CC4 unchanged; otherwise the computer executes the next instruction in sequence.

Preparation phases for Divide Halfword are the same as the general PREP phases for halfword instructions, described in paragraph 3-59. Figure 3-150 shows the simplified phase sequence for the DH instruction. Table 3-52 lists the logic sequence during all the execution phases of the instruction.





Figure 3-149. Nonrestoring Division With Two's Complement Addition



901172A. 3091

Figure 3-150. Divide Halfword Instruction, Phase Sequence Diagram

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>(A) : Numerator (RR)</p> <p>(C) : Denominator (sign padded, and down aligned if halfword 0 of DH)</p> <p>(D) : Denominator (sign padded, and down aligned if halfword 0 of DH)</p> <p>(MC) : 32</p> <p>(CC2) : 0</p> <p>(FL1) : Numerator sign</p> <p>Branch to PH3</p>	<p>S/MC2 = FADIV PRE3</p> <p>FADIV = OU5 OL6</p> <p>R/CC2/1) = FAMDS NFUMNH PRE3 + ...</p> <p>S/FL1 = PRE3 RR0 + ...</p> <p>BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 + ...</p> <p>FAMDS = OU5 OL6 + ...</p>	
PH3 T5L	<p>One clock long</p> <p>Enable signal (S/SXA) if FL1 = 0</p> <p>Enable signal (S/SXMA) if FL1 = 1</p>	<p>(S/SXA) = NFL1 (S/SX/FL1) + ...</p> <p>(S/SX/FL1) = FADIV PH3 + ...</p> <p>(S/SXMA) = FL1 (S/SX/FL1) + ...</p>	<p>Preset adder for A → S in PH4 if positive numerator</p> <p>Preset adder for two's complement of A → S if negative numerator</p>
PH4 T5L	<p>One clock long</p> <p> A → S</p> <p>(S0-S31) → (B0-B31)</p> <p>Set flip-flop CC2</p> <p>Branch to PH6</p>	<p>Logic preset in PH3</p> <p>BXS = FADIV PH4 + ...</p> <p>S/CC2 = (S/CC2/1) + ...</p> <p>(S/CC2/1) = FADIV PH4 + ...</p> <p>BRPH6 = FADIV PH4 + ...</p>	<p>Absolute value of numerator into B-register via sum bus</p> <p>For overflow test</p>
PH6	<p>33 clocks long</p> <p>Iteration phase – repeated until MC = 0</p> <p>Enable signal DIT/1</p>	<p>DIT/1 = FADIV NIOEN (PH6 + S/PH6/IO) N(FADIVH MCZ)</p>	<p>Iteration phase enable signal</p>
			Mnemonic: DH (56, D6)

(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 (Cont.)	Preset logic for register control: Enable signal (S/SXAPD/1) if C0 = K00	(S/SXAPD/1) = DIT/1 N(C0 ⊕ K00) + ...	Subtract denominator in D-register from numerator in A-register if the sign of the residue (K00) equals the sign of the denominator (C0). Add denominator to numerator if sign of residue does not equal sign of denominator. K00 = 1 means positive residue	
	Enable signal (S/SXAMD/1) if C0 ≠ K00	(S/SXAMD/1) = DIT/1 (C0 ⊕ K00)		
	Direct logic for register control: (S1-S31) → (A0-A30) except on final clock	AXSL1 = FADIV PH6 NMCZ	Shift adder output left one bit position with each iteration (equivalent to shifting denominator right)	
	B0 → A31 except on final clock	S/A31 = AXSL1 A31EN/1 + ... A31EN/1 = B0 FAMDS PH6 + ...	Shift numerator and quotient in B-register left into A-register with each iteration	
	(B1-B31) → (B0-B30)	BXBL1 = FADIV PH6 + ...	Shift numerator one bit position left in B-register. Equivalent to shifting denominator right	
	K00 → B31	S/B31 = BXBL1 B31EN/1 + ... B31EN/1 = K00 FADIV + ...	Shift quotient bits into B-register via B31	
	General control functions: MC -1 → MC	MCDC7 = DIT/1 + ...	Decrement macro-counter 32 times to provide required number of iterations	
	Sustain PH6 until MC = 0 or overflow detected	BRPH6 = FAMDS PH6 NFSHEX NMCZ NBRPH10 + ... BRPH10 = DIVOVER + ...		
	On the first clock: 1 → K00	K00 = G0003 + ... G0003 = FADIV K00/1 + ... K00/1 = CC2 MC2 + ...	Forces A - D → S to subtract denominator from numerator on first iteration	
	0 → S → A		On first clock nothing is preset in the adder; therefore, the A-register is cleared on AXSL1	
				Mnemonic: DH (56, D6)

(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 (Cont.)	1 \nrightarrow B31		Because K00 is forced high. The 1 in B31 is insignificant	
	On the second clock: A - D \rightarrow S unconditionally		Subtraction of denominator from numerator forced by K00 = 1 on first iteration	
	On the third clock: Raise overflow indicator DIVOVER if B31 = 1	DIVOVER = B31 (DIT MC = 30) (DIT MC = 30) = FADIV CC2 MC6 NMC7	B31 contains 2^{31} quotient bit. A 1 indicates overflow	
	Set flip-flop PH10 if B31 = 1	S/PH10 = BRPH10 NCLEAR + ... BRPH10 = DIVOVER + ...	Branch to PH10 to set condition code and terminate instruction execution	
	Set flip-flop MRQ if B31 = 1	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NIOEN NBRPH6 + ...	Request for core memory cycle for next instruction	
	Set flip-flop DRQ if B31 = 1 Set flip-flop DRQ if B31 = 1	R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = BRPH10 + ... R/DRQ = ...	Data request, inhibiting transmission of another clock until data release received from core memory	
	Reset flip-flop CC2 if B31 = 0	R/CC2 = (R/CC2) (R/CC2/2) = NB31 (DIT MC = 30) + ...	Condition code bit 2 = 0 at end of instruction means no overflow	
	On the last clock (MC = 0): Inhibit AXSL1	AXSL1 = FADIV PH6 NMC0 + ...	Residue into A-register	
	Enable signal AXS	AXS = FADIV PH6 MCZ + ...		
	Inhibit A \pm D \rightarrow S	(S/SXAPD/1) and (S/SXAMD/1) are qualified by DIT/1, which is qualified by N(FADIVH MCZ)	Discard remainder	
	B-register shifts left as before	BXBL1 = FADIV PH6 + ...	Places 2^0 quotient bit in B0 and 2^{31} quotient bit in B31 (K00)	
	Branch to PH9	BRPH9 = FADIVH MCZ + ...		
	I/O service call: Enable signal IOEN6 if MC \geq 4	IOEN6 = IOEN6/1 PH6 NFPRR NFSHEX + ... IOEN6/1 = N(MC0005Z + ...) + ...	NMC0005Z indicates that MC is greater than 4	
				Mnemonic: DH (56, D6)

(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 (Cont.)	<p>Inhibit PH6</p> <p>Inhibit DIT/1</p> <p>$B31 \longrightarrow K00$ if (S/PH6/IO)</p>	<p>S/PH6 = BRPH6 NCLEAR NIOEN + ...</p> <p>S/IOEN = IOSC IOEN6 NIOINH</p> <p>R/PH6 = ...</p> <p>DIT/1 is qualified by NIOEN on exit and enabled by (S/PH6/IO) on reentry</p> <p>K00 = G0003 + ...</p> <p>G0003 = FADIV K00/1 + ...</p> <p>K00/1 = B31 (S/PH6/IO) + ...</p>	<p>IOEN is set when an I/O service call is received</p> <p>DIT/1 is used for preset logic, and is one clock ahead of PH6 when interrupt occurs</p> <p>Quotient bit returned to K00 after I/O interrupt to enable $A \pm D \longrightarrow S$</p>
PH9 T5L	<p>One clock long</p> <p>$(B0-B31) \longrightarrow (S0-S31)$</p> <p>$(S0-S31) \not\rightarrow (A0-A31)$</p> <p>Enable signal (S/SXA) if FL1 = D0</p> <p>Enable signal (S/SXMA) if F1 \neq D0</p> <p>Set flip-flop RW</p> <p>Set flip-flop DRQ</p>	<p>SXB = (FADIV PH9) NDIS + ...</p> <p>AXS = (FADIV PH9) + ...</p> <p>(S/SXA) = FADIV PH9 N(FL1 \oplus D0) + ...</p> <p>(S/SXMA) = FADIV PH9 N(S/SXA) + ...</p> <p>S/RW = (S/RW)</p> <p>(S/RW) = FAMDS PH9 + ...</p> <p>R/RW = ...</p> <p>S/DRQ = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = PH9 + ...</p> <p>R/DRQ = ...</p>	<p>Quotient from B-register into A-register</p> <p>Preset for $A \longrightarrow S$ if numerator and denominator have like signs (FL1 contains numerator sign; D0 contains denominator sign)</p> <p>Preset for two's complement of $A \longrightarrow S$ if numerator and denominator have unlike signs</p> <p>Prepare to write into private memory</p> <p>Data request, inhibiting transmission of another clock until data release received from core memory</p>
PH10 DR	<p>Sustained until data release</p> <p>No overflow (CC2 = 0):</p> <p>$\pm(A0-A31) \longrightarrow (S0-S31)$</p> <p>$(S0-S31) \longrightarrow (RW0-RW31)$</p> <p>Set flip-flop CC4 if S0 = 1</p>	<p>Adder logic preset in PH9</p> <p>RWXS = RW</p> <p>S/CC4 = (S/CC4/2) TESTS</p> <p>(S/CC4/2) = NFACOMP S0 + ...</p> <p>TESTS = FADIV ENDE NCC2 + ...</p>	<p>Quotient loaded into private memory register R. (Remainder lost if divide word with even R field)</p> <p>S0 \Rightarrow negative quotient</p>
			Mnemonic: DH (56, D6)

(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR (Cont.)	Set flip-flop CC3 if S0 = 0	S/CC3 = SGTZ TESTS	NS0 and nonzero quotient ⇒ positive quotient
	Overflow (CC2 = 1): Trap to X'43' if AM = 1	SGTZ = N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	
	ENDE functions	(S/TRAP) = ENDE AM CC2 OVERIND OVERIND = FADIV + ...	AM is fixed-point arithmetic trap mask bit in program status doubleword
			Mnemonic: DH (56, D6)

DIVIDE WORD (DW; 36, B6) WITH EVEN R FIELD. The DW instruction divides the contents of the private memory registers specified by the R field and Ru1 (treated as a 64-bit fixed-point integer) by the contents of the core memory location specified in the reference address field. The remainder is loaded into register R and the quotient into register Ru1. If a nonzero remainder occurs, the remainder has the same sign as the dividend. Fixed-point overflow occurs if the absolute value of the quotient cannot be correctly represented in 32 bits. In this case, flip-flop CC2 is set to one, and the contents of registers R and Ru1, flip-flops CC1, CC3, and CC4 remain unchanged; otherwise flip-flop CC2 is set to zero, flip-flop CC3 is set to reflect a positive quotient, and flip-flop CC4 is set to reflect a negative quotient. Flip-flop CC1 is unchanged.

If flip-flop CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword, contains a one, the computer traps to location X'43' with the original contents of registers R and Ru1, and flip-flops CC1, CC3, and CC4 unchanged; otherwise the computer executes the next instruction in sequence.

Preparation phases for Divide Word are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-151 shows the simplified phase sequence for the DW instruction. Table 3-53 lists the logic sequence during all the execution phases of the instruction.




Figure 3-151. Divide Word Instruction, Phase Sequence Diagram

Table 3-53. Divide Word Sequence (Even R Field)

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>(A) : Most significant word of numerator</p> <p>(C) : Denominator</p> <p>(D) : Denominator</p> <p>(MC) : 32</p> <p>(CC2) : 0</p> <p>(FL1) : Numerator sign</p> <p>Reset flip-flop NLR31F</p> <p>Reset flip-flop NAXRR if R is even</p> <p>Branch to PH3</p>	<p>S/MC2 = FADIV PRE3</p> <p>FADIV = OU3 OL6 R31 + FUDW NR31</p> <p>(R/CC2/1) = FAMDS NFUMH PRE3 + ...</p> <p>FAMDS = (FUDW NR31) + ...</p> <p>S/FL1 = PRE3 RRO + ...</p> <p>S/NLR31F = N(S/LR31)</p> <p>(S/LR31) = (FUDW NR31) PRE3</p> <p>(FUDW NR31) = OU3 OL6 NR31</p> <p>R/NLR31F = ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = PRE3 (FUDW NR31 + ...) + ...</p> <p>R/NAXRR = ...</p> <p>BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 + ...</p>	<p>Place address of odd-numbered private memory register on address lines by setting least significant bit of address</p> <p>Preset for transfer of contents of private memory register Ru1 to A-register in PH3</p>
PH3 T5L	<p>One clock long</p> <p>Enable signal (S/SXA) is FL1 = 0</p> <p>Enable signal (S/SXMA) if FL1 = 1</p> <p>(RR1-RR31) → (A0-A31)</p> <p>Reset flip-flop NAXRR</p>	<p>(S/SXA) = NFL1 (S/SX/FL1) + ...</p> <p>(S/SX/FL1) = FADIV PH3 + ...</p> <p>(S/SXMA) = FL1 (S/SX/FL1) + ...</p> <p>Logic preset in PRE3</p> <p>See PREP phase</p>	<p>Preset adder for A → S in PH4 if positive numerator</p> <p>Preset adder for two's complement of A → S if negative numerator</p> <p>Transfer least significant word of numerator to A-register</p> <p>Preset for transfer of contents of private memory register R to A-register in PH4</p>
			Mnemonic: DW (36, B6)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L	<p>One clock long</p> <p>$A \longrightarrow S$</p> <p>$(S0-S31) \not\rightarrow (B0-B31)$</p> <p>Reset flip-flop NK31 if K00 = 1</p> <p>Set flip-flop CC2</p> <p>Enable signal (S/SXA) if FL1 = 0</p> <p>Enable signal (S/SXMA) if FL1 = 1</p> <p>$(RR0-RR31) \not\rightarrow (A0-A31)$</p> <p>Branch to PH6</p>	<p>Logic set in PH3</p> <p>BXS = FADIV PH4 + ...</p> <p>S/NK31 = N(S/K31/1) + ...</p> <p>(S/K31/1) = [K00 (S/K31/3) + (S/K31/2) (S/K31/3)]</p> <p>(S/K31/2) = N(FAMDS PH4) + ...</p> <p>S/CC2 = (S/CC2/1) + ...</p> <p>(S/CC2/1) = FADIV PH4 + ...</p> <p>(S/SXA) = NFL1 (S/SX/FL1) + ...</p> <p>(S/SX/FL1) = (FUDW NR31 + ...) (PH4 + ...) + ...</p> <p>(S/SXMA) = FL1 S/SX/FL1</p> <p>$A_n = RR_n AXRR$ (preset in PH3)</p> <p>BRPH6 = FADIV PH4 + ...</p>	<p>Absolute value of least significant word of numerator into B-register via sum bus</p> <p>Since (S/K31/2) is low, resetting of carry flip-flop NK31 is determined by state of K00. Flip-flop K31 propagates carry from least significant bit to most significant bit of numerator when forming two's complement</p> <p>For overflow test</p> <p>Preset adder for $A \longrightarrow S$ in PH6 if positive numerator</p> <p>Preset adder for two's complement of A plus carry $\longrightarrow S$ if negative numerator</p> <p>Most significant word of numerator into A-register</p>
PH6	<p>33 clocks long</p> <p>Iteration phase – repeated until MC = 0</p> <p>Enable signal DIT/1</p> <p>Preset logic for register control:</p> <p>Enable signal (S/SXAPD/1) if C0 = K00</p> <p>Enable signal (S/SXAMD/1) if C0 ≠ K00</p>	<p>DIT/1 = FADIV NIOEN (PH6 + S/PH6/1O) N(FADIVH MCZ)</p> <p>(S/SXAPD/1) = DIT/1 N(C0 ⊕ K00) + ...</p> <p>(S/SXAMD/1) = DIT/1 (C0 ⊕ K00)</p>	<p>Iteration phase enable signal</p> <p>Subtract denominator in D-register from numerator in A-register if the sign of the residue (K00) equals the sign of the denominator (C0). Add denominator to numerator if sign of residue does not equal sign of denominator. K00 = 1 means positive residue</p>
			Mnemonic: DW (36, B6)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 (Cont.)	Direct logic for register control: (S1-S31) \rightarrow (A0-A30) except on final clock	AXSL1 = FADIV PH6 NMCZ	Shift adder output left one bit position with each iteration (equivalent to shifting denominator right)
	B0 \rightarrow A31 except on final clock	S/A31 = AXSL1 A31EN/1 + ... A31EN/1 = B0 FAMDS PH6 + ...	Shift numerator and quotient in B-register left into A-register with each iteration
	(B1-B31) \rightarrow (B0-B30)	BXBL1 = FADIV PH6 + ...	Shift numerator one bit position left in B-register. Equivalent to shifting denominator right
	K00 \rightarrow B31	S/B31 = BXBL1 B31EN/1 + ... B31EN/1 = K00 FADIV + ...	Shift quotient bits into B-register via B31
	General control functions: MC -1 \rightarrow MC	MCDC7 = DIT/1 + ...	Decrement macro-counter 32 times to provide required number of iterations
	Sustain PH6 until MC = 0 or overflow detected	BRPH6 = FAMDS PH6 NFSHEX NMCZ BRPH10 + ... BRPH10 = DIVOVER + ...	
	On the first clock: 1 \rightarrow K00	K00 = G0003 + ... G0003 = FADIV K00/1 + ... K00/1 = CC2 MC2 + ...	Forces A - D \rightarrow S to subtract denominator from numerator on first iteration
	(NA0-NA31) plus carry \rightarrow (S0-S31) if FL1 = 1 (A0-A31) \rightarrow (S0-S31) if FL1 = 0	Adder preset in PH4. Carry set in K31 in PH4	Absolute value of most significant word of numerator into A-register
	1 \rightarrow B31		Because K00 is forced high. The 1 in B31 is insignificant
	On the second clock: A - D \rightarrow S unconditionally		Subtraction of denominator from numerator forced by K00 = 1 on first iteration
			Mnemonic: DW (36, B6)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 (Cont.)	On the third clock:		
	Raise overflow indicator DIVOVER if B31 = 1	DIVOVER = B31 (DIT MC = 30) (DIT MC = 30) = FADIV CC2 MC6 NMC7	B31 contains 2^{31} quotient bit. A 1 indicates overflow
	Set flip-flop PH10 if B31 = 1	S/PH10 = BRPH10 NCLEAR + ... BRPH10 = DIVOVER + ...	Branch to PH10 to set condition code and terminate instruction execution
	Set flip-flop MRQ if B31 = 1	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NIOEN NBRPH6 + ... R/MRQ = ...	Request for core memory cycle for next instruction
	Set flip-flop DRQ if B31 = 1	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = BRPH10 + ... R/DRQ = ...	Data request, inhibiting transmission of another clock until data release received from core memory
	Reset flip-flop CC2 if B31 = 0	R/CC2 = (R/CC2/2) + ... (R/CC2/2) = NB31 (DIT MC = 30) + ...	Condition code bit 2 = 0 at end of instruction means no overflow
	On the last clock (MC = 0):		
	Inhibit AXSL1	AXSL1 = FADIV PH6 NMC0 + ...	Residue into A-register
	Enable signal AXS	AXS = FADIV PH6 MCZ + ...	
	Enable signal $A \pm D \rightarrow S$	(S/SXAPD/1) and (S/SXAMD/1) are qualified by DIT/1, which is qualified by N(FADIVH MCZ)	Save remainder in A-register
	B-register shifts left as before	BXBL1 = FADIV PH6 + ...	Places 2^0 quotient bit in B0 and 2^{31} quotient bit in B31 (K00)
	I/O service call:		
	Enable signal IOEN6 if $MC \geq 4$	IOEN6 = IOEN6/1 PH6 NFPRR NFSHEX + ... IOEN6/1 = N(MC0005Z + ...) + ...	NMC0005Z indicates that MC is greater than 4
	Inhibit PH6	S/PH6 = BRPH6 NCLEAR NIOEN + ... S/IOEN = IOSC IOEN6 NIOINH	IOEN is set when an I/O service call is received
Inhibit DIT/1	DIT/1 is qualified by NIOEN on exit and enabled by (S/PH6/IO) on reentry	DIT/1 is used for preset logic, and is one clock ahead of PH6 when interrupt occurs	
			Mnemonic: DW (36, B6)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 (Cont.)	$B31 \longrightarrow K00$ if (S/PH6/IO)	$K00 = G0003 + \dots$ $G0003 = FADIV K00/1 + \dots$ $K00/1 = B31 (S/PH6/IO) + \dots$	Quotient bit returned to K00 after I/O interrupt to enable $A \pm D \longrightarrow S$
PH7 T5L	One clock long $(A0-A31) + (D0-D31) \longrightarrow (S0-S31)$ or $(A0-A31) - (D0-D31) \longrightarrow (S0-S31)$ $(S0-S31) \not\rightarrow (A0-A31)$ if A is negative Enable signal (S/SXA) if FL1 = 0 Enable signal (S/SXMA) if FL1 = 1 Set flip-flop RW	Adder preset at last PH6 clock $(AXS) = (FUDW NR31) PH7 NB31$ $(S/SXA) = NFL1 (S/SX/FL1) + \dots$ $(S/SX/FL1) = FADIV PH7 + \dots$ $(S/SXMA) = FL1 (S/SX/FL1) + \dots$ $S/RW = (S/RW)$ $(S/RW) = (FUDW NR31) PH7 + \dots$	Restore residue to positive state if negative to provide positive remainder Preset adder for $A \longrightarrow S$ if positive numerator Preset adder for two's complement of $A \longrightarrow S$ if negative numerator Prepare to write into private memory
PH8 T5L	One clock long $(A0-A31) \longrightarrow (S0-S31)$ or $N(A0-A31) \longrightarrow (S0-S31)$ $(S0-S31) \longrightarrow (RW0-RW31)$	Adder preset at PH7 clock $RWXS = RW$	Transfer remainder into private memory register R. Take two's complement if numerator is negative
PH9 T5L	One clock long $(B0-B31) \longrightarrow (S0-S31)$ $(S0-S31) \not\rightarrow (A0-A31)$ Enable signal (S/SXA) if FL1 = D0 Enable signal (S/SXMA) if FL1 \neq D0	$SXB = (FADIV PH9) NDIS + \dots$ $AXS = (FADIV PH9) + \dots$ $(S/SXA) = FADIV PH9 N(FL1 \oplus D0) + \dots$ $(S/SXMA) = FADIV PH9 N(S/SXA) + \dots$	Quotient from B-register into A-register Preset for $A \not\rightarrow S$ if numerator and denominator have like signs. (FL1 contains numerator sign; D0 contains denominator sign) Preset for two's complement of $A \longrightarrow S$ if numerator and denominator have unlike signs
			Mnemonic: DW (36, B6)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L (Cont.)	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = (FUDW NR31) PH9 + ... R/NLR31F = ...	Place address of odd-numbered private memory register on address lines setting least significant bit of address
	Set flip-flop RW	(S/RW) = FAMDS PH9 + ...	Prepare to write into private memory
	Set flip-flop DRQ	(S/DRQ/2) = PH9 + ...	Data request, inhibiting transmission of another clock until data release received from core memory
PH10 DR	Sustained until data release No overflow (CC2 = 0): $\pm (A0-A31) \longrightarrow (S0-S31)$ $(S0-S31) \not\rightarrow (RW0-RW31)$	Adder logic preset in PH9 RWXS = RW	Quotient loaded into private memory register Ru1
	Set flip-flop CC4 if S0 = 1	S/CC4 = (S/CC4/2) TESTS (S/CC4/2) = NFACOMP S0 + ... TESTS = FADIV ENDE NCC2 + ...	S0 \Rightarrow negative quotient
	Set flip-flop CC3 if S0 = 0	S/CC3 = SGTZ TESTS SGTZ = N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	NS0 and nonzero quotient \Rightarrow positive quotient
	Overflow (CC2 = 1): Trap to X'43' if AM = 1	(S/TRAP) = ENDE AM CC2 OVERIND OVERIND = FADIV + ...	AM is fixed-point arithmetic trap mask bit in program status double-word
	ENDE functions		
			Mnemonic: DW (36, D6)

3-69 Family of Modify and Test Instructions

MODIFY AND TEST BYTE (MTB; 73, F3). The MTB instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective byte is tested to determine if it is zero or nonzero, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of (-8 to +7), the sign (bit 8) is extended to form a byte, and this byte is effectively added to the effective byte. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective byte is thereby modified by a value of -8 to +7 and tested. If the MTB instruction is executed in an interrupt location, the condition code is not affected.

Condition Codes. Condition codes for the MTB instruction are:

CC1	CC2	CC3	CC4	Result in EW Location
-	0	0	0	Zero
-	0	1	0	Nonzero
0	-	-	-	No carry from byte
1	-	-	-	Carry from byte

Examples. Examples of the MTB instruction are:

Instruction
0011 0011 1011 XXXX XXXX XXXX XXXX XXXX
Effective byte 0011 1001
(EB + R) 0011 0100
Condition code: 0010

Instruction
0011 0011 0110 XXXX XXXX XXXX XXXX XXXX
Effective byte 0000 0110
(EB + R) 0000 1100
Condition code: 0010

Modify and Test Byte Phase Sequence. Preparation phases for the Modify and Test Byte instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Figure 3-152 shows the simplified phase sequence for the MTB instruction. Table 3-54 lists the detailed logic sequence during all MTB execution phases.




Figure 3-152. Modify and Test Byte and Modify and Test Halfword Instructions, Phase Sequence Diagram

Table 3-54. Modify and Test Byte Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): EB</p> <p>(D): EB</p> <p>(B): Program address</p> <p>(P): EW address</p> <p>(R): R field of instruction word</p> <p>Enable signal (S/SXA)</p>	<p>(S/SXA) = FAMT (PRE/34 + PH2)</p> <p>FAMT = NOU1 OL3 O3</p>	<p>Effective byte</p> <p>Effective byte</p> <p>Temporary storage for address of next instruction</p> <p>Address of effective word</p> <p>Bits 28-31 of instruction word</p> <p>Not used</p>
PH1 T5L	<p>One clock long</p> <p>If R is equal to zero:</p> <p>Enable signal (S/SXD)</p> <p>If R is less than zero:</p> <p>Set flip-flop SW2</p> <p>(R28-R31) → (A28-A31) zeros → (A0-A27)</p> <p>Enable signal (S/SXDMAM1)</p> <p>If R is greater than zero:</p> <p>Set flip-flop SW2</p> <p>(R28-R31) ↗ (A28-A31) zeros ↗ (A0-A27)</p> <p>Enable signal (S/SXAPD)</p> <p>If INTRAP, set flip-flop CEINT</p>	<p>(S/SXD) = FAMT PH1 RZ + ...</p> <p>RZ = NR28 NR29 NR30 NR31</p> <p>S/SW2 = FAMT PH1 NRZ + ...</p> <p>R/SW2 = RESET/A + ...</p> <p>AXNR = FAMT PH1 R28</p> <p>(S/SXDMAM1) = FAMT PH1 R28</p> <p>S/SW2 = FAMT PH1 NRZ + ...</p> <p>R/SW2 = RESET/A + ...</p> <p>AXR = FAMT PH1 NR28 + ...</p> <p>(S/SXAPD) = FAMT PH1 NR28 NRZ</p> <p>S/CEINT = FAMT PH1 INTRAP</p> <p>R/CEINT = ...</p>	<p>Preset adder for D → S transfer in PH2</p> <p>R field is zero</p> <p>Control alignment in PRE4</p> <p>N(R field) ↗ A-register</p> <p>Preset adder for (D - A - 1) → S transfer in PH2</p> <p>Control alignment in PRE4</p> <p>R field ↗ A-register</p> <p>Preset adder for (A + D) → S transfer in PH2</p> <p>Enable interrupt clock</p>
			Mnemonic: MTB (73, F3)

(Continued)

Table 3-54. Modify and Test Byte Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L or T8L	One clock long		
	$(D0-D31) \longrightarrow (S0-S31)$	Adder logic set at PH1 clock	If R equals zero
	$(D0-D31) - (A0-A31) - 1 \longrightarrow (S0-S31)$	Adder logic set at PH1 clock	If R less than zero
	$(A0-A31) + (D0-D31) \longrightarrow (S0-S31)$	Adder logic set at PH1 clock	If R greater than zero
	$(S0-S31) \not\rightarrow (A0-A31)$	AXS = FAMT PH2	Transfer result of operation to A-register
	Enable clock T8 if arithmetic operation required	T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by SXADD/1 if addition or subtraction required
	If NINTRAP		
	Set CC3 if result is nonzero	S/CC3 = SGTZ TESTS + ... SGTZ = (S0+S1 + ... + S31) NS0 NFACOMP TESTS = FAMT PH2 NINTRAP + ...	S0 will always be a zero for MTB
	Reset CC4	R/CC3 = TESTS + ... S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = NFACOMP S0 + ...	
	Set CC1 if end carry from byte	R/CC4 = TESTS + ... S/CC1 = K23 CC1XK23 + ... CC1XK23 = FAMT PH2 NINTRAP OU7	
	Reset CC2	R/CC1 = (R/CC1/1) (R/CC1/1) = CC1XK23 + ... S/CC2 = (S00 ⊕ S0) PROBOVER + ... PROBOVER = FAMT PH2 NINTRAP + ...	No overflow is possible for MTB
		R/CC2 = CC1XK00 + ... CC1XK00 = FAMT PH2 NINTRAP	
		S/FL3 = CC1XK23 + ... R/FL3 = ...	Set flag for PH3
		NS23 = CC1XK23 + ...	Inhibit set of S23
	If INTRAP		
	Activate highest priority	LEVACT = FAMT PH2 INTRAP	
	Arm highest priority	LEVARM = FAMT PH2 INTRAP	

Mnemonic: MTB (73, F3)

(Continued)

Table 3-54. Modify and Test Byte Sequence (Cont.)

Phase	Function Performed	Signals Involved		Comments
PH2 T5L or T8L (Cont.)	Trigger count zero	CNTZERO	= FAMT PH2 INTRAP S0031Z	S-register contains zero
	INTRAP or NINTRAP			
	Enable signal (S/SXA)	(S/SXA)	= FAMT (PRE/34 + PH2)	Preset adder for A → S transfer in PH3 or PH8
	If R equals zero: Branch to PH8	BRPH8	= FAMT PH2 (RZ + NO1)	If R equals zero, no shifting required
		S/PH8	= BRPH8 NCLEAR	
		R/PH8	= ...	
	If R not zero: Load byte counter	S/BC0	= FAMT PH2 NRZ NP32 O1 + ...	Stores number of left shifts required in PRE4
	R/BC0	= BCX + ...		
	S/BC1	= FAMT PH2 NRZ NP33 OU7 + ...		
	R/BC1	= BCX + ...		
	BCX	= FAMT PH2 NRZ O1		
PH3 T5L	Adjust sign	FUMTSIGN	= FAMT PH3 NINTRAP (CC2 + NOU5)	Always enabled by NOU5
	Test for byte equal to zero	S/CC3	= FUMTSIGN FL3 NS1631Z + ...	Set CC3 if S-register does not contain all zeros
	Branch to PRE4	R/CC3	= FUMTSIGN + ...	
		BRPRE4	= FAMT PH3	
PRE4 T5L	Sustained until byte counter zero (BCZ)			
	Circular left shift of A-register one byte for each clock	AXAL8	= FAMT PRE4 SW2 NBCZ	Repeated while BCZ false
		BCZ	= NBC0 NBC1	
	Branch to PRE4	BRPRE4	= PRE4 NBCZ	Remain in PRE4 while BCZ false
	Enable signal PRE/34	PRE/34	= PRE4 NBC1 NBC0 NANLZ	Terminate PRE4 after BCZ true
	Enable signal (S/SXA)	(S/SXA)	= FAMT (PRE/34 + PH2)	Preset adder for A → S transfer in PH8
Enable signal (S/MBXS)	(S/MBXS)	= FAMT PRE/34 SW2	Preset for S → MB transfer in PH8	
				Mnemonic: MTB (73, F3)

(Continued)

Table 3-54. Modify and Test Byte Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PRE4 T5L (Cont.)	Branch to PH8 Set flip-flop DRQ	BRPH8 = FAMT PRE/34 SW2 S/DRQ = (S/MBXS) + ... R/DRQ = ...	Inhibits transmission of another clock until data release from core memory
PH8 DR	Sustained until DR (A0-A31) → (S0-S31) (S0-S31) ↗ (MB0-MB31)	Adder logic set at PRE4 clock MBXS = Set at PRE4 clock	Modified byte transferred to effective byte location
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) ↗ (P15-P31)	SXB = PXSXB + ... PXS = PXSXB + ... PXSXB = NFAFL NFAMDS PH9 S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP + ... R/MRQ = ... S/DRQ = (S/MRQ/2) NCLEAR R/DRQ = ... R/INTRAP = FAMT PH9 + ...	Program address Program address bits only Core memory request for effective word Inhibits transmission of another clock until data release from core memory Reset if INTRAP
PH10 DR	ENDE functions		

Mnemonic: MTB (73, F3)

MODIFY AND TEST HALFWORD (MTH, 53, D3). The MTH instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective halfword is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of -8 to +7, the sign bit (bit 8) is extended to form a halfword, and this halfword is effectively added to the effective halfword. The resulting value is loaded into the effective byte location, and the

condition codes are set according to the result. The effective halfword is thereby modified by a value of -8 to +7 and tested.

If fixed-point overflow occurs, flip-flop CC2 is set to 1, and the computer traps to location X'43' if the fixed-point arithmetic mask (AM) is 1. The trap occurs after the result is stored in the effective halfword location. If the MTH instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

Condition Codes. Condition codes for the MTH instruction are:

CC1	CC2	CC3	CC4	Result in EW Location
-	-	1	0	Positive
-	-	0	0	Zero
-	-	0	1	Negative
-	0	-	-	No fixed-point overflow
-	1	-	-	Fixed-point overflow
0	-	-	-	No carry from word
1	-	-	-	Carry from word

Examples. Examples of the MTH instruction are:

Instruction
 0011 0011 1011 XXXX XXXX XXXX XXXX XXXX
 Effective halfword 0000 0001 0011 1001
 (EHW + R) 0000 0001 0011 0100

Condition code: 0010

Instruction
 0011 0011 0110 XXXX XXXX XXXX XXXX XXXX
 Effective halfword 1111 1111 1111 1010
 (EHW + R) 0000 0000 0000 0000

Condition code: 0000

Modify and Test Halfword Phase Sequence. Preparation phases for the MTH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-152 shows the simplified phase sequence for the MTH halfword instruction. Table 3-55 lists the detailed logic sequence during all MTH execution phases.

Table 3-55. Modify and Test Halfword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A): RR</p> <p>(D): EW</p> <p>(B): Program address</p> <p>(P): EW address</p> <p>(R): R field of instruction</p> <p>Enable signal (S/SXA)</p>	<p>(S/SXA) = FAMD (PRE/34 + PH2)</p> <p>FAMD = NO41 OL3 O3</p>	<p>Private memory register R (not used)</p> <p>Effective word</p> <p>Temporary storage for address of next instruction</p> <p>Address of effective word</p> <p>Bits 28-31</p> <p>Not used</p>
PH1 T5L	<p>One clock long</p> <p>If R is equal to 0:</p> <p>Enable signal (S/SXD)</p> <p>If R is less than 0:</p> <p>Set flip-flop SW2</p>	<p>(S/SXD) = FAMD PH1 RZ</p> <p>RZ = NR28 NR29 NR30 NR31</p> <p>S/SW2 = FAMD PH1 NRZ + ...</p> <p>R/SW2 = RESET/A + ...</p>	<p>Preset adder for D → S transfer in PH2</p> <p>R field is zero</p> <p>Control alignment in PRE4</p>
			Mnemonic: MTH (53, D3)

(Continued)

Table 3-55. Modify and Test Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH1 T5L (Cont.)	Enable signal AXNR	AXNR = FAMT PH1 R28	N(R field) → A-register	
	Enable signal (S/SXDMAM1)	(S/SXDMAM1) = FAMT PH1 R28	Preset adder for (D - A - 1) → S transfer in PH2	
	If R is greater than 0: Set flip-flop SW2	S/SW2 = FAMT PH1 NRZ + ... R/SW2 = RESET/A + ...	Control alignment in PRE4	
	Enable signal AXR	AXR = FAMT PH1 NR28 + ...	R field → A-register	
	Enable signal (S/SXAPD)	(S/SXAPD) = FAMT PH1 NR28 NRZ + ...	Preset adder for (A + D) → S transfer in PH2	
	If INTRAP, set flip-flop CEINT (If NINTRAP, T5L or T8L)	S/CEINT = FAMT PH1 INTRAP + ... R/CEINT = ...	Enable interrupt clock	
PH2 T5L or T8L	One clock long (D0 - D31) → (S0 - S31) (D0 - D31) - (A0 - A31) - 1 → (S0 - S31) (D0 - D31) + (A0 - A31) → (S0 - S31) (S0 - S31) → (A0 - A31)	Adder logic set at PH1 clock Adder logic set at PH1 clock Adder logic set at PH1 clock AXS = FAMT PH2	If R equals zero If R less than zero If R greater than zero Transfer result of operation to A- register	
	Enable clock T8 if arithmetic operation required	T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) SXADD/1 = true when addition or subtraction is performed	T5EN is disabled by SXADD/1 if addition or subtraction is performed	
	If NINTRAP Set condition code flip-flops	S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31) S0 NFACOMP TESTS = FAMT PH2 NINTRAP + ... R/CC3 = TESTS + ... S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = NFACOMP S0 + ... R/CC4 = TESTS + ...	State of CC3 and CC4 indicates polarity of data in A-register after operation	
			Mnemonic: MTH (53, D3)	

(Continued)

Table 3-55. Modify and Test Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH2 T5L or T8L (Cont.)		S/CC1 = K00 CC1XK00 + ...	Set CC1 if end carry	
		CC1XK00 = FAMT PH2 NINTRAP		
		R/CC1 = CC1XK00 + ...	Set CC2 if overflow	
		S/CC2 = (S00 ⊕ S0) PROBOVER + (S15 ⊕ S16) PROBOVER/H + ...		
		PROBOVER = FAMT PH2 NINTRAP + ...		
		PROBOVER/H = FAMT PH2 NINTRAP OU5 + ...		
		R/CC2 = CC1XK00		
	If INTRAP			
	Activate highest priority	LEVACT = FAMT PH2 INTRAP		
	Arm highest priority	LEVARM = FAMT PH2 INTRAP		
	Trigger count zero	CNTZERO = FAMT PH2 INTRAP S0031Z	S-register contains zero	
	INTRAP or NINTRAP			
	Enable signal (S/SXA)	(S/SXA) = FAMT (PRE/34 + PH2)	Preset adder for A → S transfer in PH3 or PH8	
If R equals zero; Branch to PH8	BRPH8 = FAMT PH2 (RZ + NO1)	If R equals zero, no shifting required		
If R not zero; Load byte counter	S/BC0 = FAMT PH2 NRZ NP32 O1 + ...	Stores number of left shifts required in PRE4		
	R/BC0 = BCX + ... BCX = FAMT PH2 NRZ O1			
PH3 T5L	One clock long			
	Adjust sign if overflow	FUMTSIGN = FAMT PH3 NINTRAP (CC2 + NOU5) + ...	CC2 set during PH2 if overflow detected	
		FUMTOVER = FUMTSIGN NFL3	Flip-flop FL3 not set during MTH sequence	
	Exchange CC3 and CC4	S/CC3 = FUMTOVER CC4 + ...		
		R/CC3 = FUMTSIGN + ...		
		S/CC4 = FUMTOVER CC3 + ...		
	R/CC4 = FUMTSIGN + ...			
Branch to PRE4	BRPRE4 = FAMT PH3			
			Mnemonic: MTH (53, D3)	

(Continued)

Table 3-55. Modify and Test Halfword Sequence (Cont.)

Phase	Function Performed	Signals Involved		Comments
PRE4 T5L	Sustained until byte counter zero Circular left shift of A-register one byte for each clock Branch to PRE4 Enable signal PRE/34 Enable signal (S/SXA) Enable signal (S/MBXS) Set flip-flop DRQ Branch to PH8	AXAL8 BCZ BRPRE4 PRE/34 (S/SXA) (S/MBXS) S/DRQ R/DRQ BRPH8	= FAMT PRE4 SW2 NBCZ = NBC0 NBC1 = PRE4 NBCZ = PRE4 NBC1 NBC0 NANLZ = FAMT (PRE/34 + PH2) = FAMT PRE/34 SW2 = (S/MBXS) + ... = ... = FAMT PRE/34 SW2	Repeated while BCZ false Remain in PRE4 while BCZ false Terminate PRE4 after BCZ true Preset adder for A → S transfer in PH8 Preset for S → MB transfer in PH8 Inhibits transmission of another clock until data release from core memory
PH8 DR	Sustained until DR (A0 - A31) → (S0 - S31) (S0 - S31) → (MB0 - MB31)	MBXS	= Set at PRE4 clock	Adder logic set at PRE4 clock
PH9 T5L	One clock long (B0 - B31) → (S0 - S31) (S15 - S31) → (P15 - P31) Set flip-flop MRQ Set flip-flop DRQ	S _n S/P _n SXB PXS PXSXB R/PM S/MRQ (S/MRQ/2) R/MRQ S/DRQ R/DRQ R/INTRAP	= B _n SXB = S _n PXS = PXSXB = PXSXB = NFAFL NFAMDS PH9 = PX + ... = (S/MRQ/2) + ... = PXSXB NINTRAP + ... = ... = (S/MRQ/2) NCLEAR = ... = FAMT PH4 + ...	Program address Program address bits only Core memory request for effective word Inhibits transmission of another clock until data release from core memory Reset if INTRAP
PH10 DR	ENDE functions			
				Mnemonic: MTH (53, D3)

MODIFY AND TEST WORD (MTW; 33, B3). The MTW instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective word is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are set accordingly. If the value is not zero, the

four bits are treated as a signal quantity, the sign (bit 8) is extended to form a word, and this word is effectively added to the effective word. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective word is thereby modified by a value of -8 to +7 and tested.

If fixed-point overflow occurs, CC2 is set to 1, and the computer traps to location X'43' if the fixed-point arithmetic mask (AM) is 1. The trap occurs after the result is stored in the effective word location. If the MTW instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

Condition Codes. Condition codes for the MTW instruction are:

CC1	CC2	CC3	CC4	Result in EW Location
-	-	1	0	Positive
-	-	0	0	Zero
-	-	0	1	Negative
-	0	-	-	No fixed-point overflow
-	1	-	-	Fixed-point overflow
0	-	-	-	No carry from word
1	-	-	-	Carry from word

Examples. Examples of the MTW instruction are:

Instruction
 0011 0011 1011 XXXX XXXX XXXX XXXX XXXX
 Effective word
 0000 0000 0000 0000 0000 0001 0011 1001
 (EW + R)
 0000 0000 0000 0000 0000 0001 0011 0100
 Condition code: 0010

Instruction
 0011 0011 0110 XXXX XXXX XXXX XXXX XXXX
 Effective word
 1111 1111 1111 1111 1111 1111 1111 1010
 (EW + R)
 0000 0000 0000 0000 0000 0000 0000 0000
 Condition code: 0000

Modify and Test Word Phase Sequence. Preparation phases for the Modify and Test Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-153 shows the simplified phase sequence for the MTW instruction. Table 3-56 lists the detailed logic sequence during all MTW execution phases.




Figure 3-153. Modify and Test Word Instruction, Phase Sequence Diagram

Table 3-65. Modify and Test Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A): RR</p> <p>(D): EW</p> <p>(B): Program address</p> <p>(P): EW address</p> <p>(R): R field of instruction</p> <p>Enable signal (S/SXA)</p>	<p>(S/SXA) = FAMT (PRE/34 + PH2)</p> <p>FAMT = NOU1 OL3 O3</p>	<p>Private memory register R (not used)</p> <p>Effective word</p> <p>Temporary storage for address of next instruction</p> <p>Address of effective word</p> <p>Bits 28 - 31</p> <p>Not used</p>
PH1 T5L	<p>One clock long</p> <p>If R is equal to 0:</p> <p>Enable signal (S/SXD)</p> <p>If R is less than 0:</p> <p>Set flip-flop SW2</p> <p>Enable signal AXNR</p> <p>Enable signal (S/SXDMAM1)</p> <p>If R is greater than 0:</p> <p>Set flip-flop SW2</p> <p>Enable signal AXR</p> <p>Enable signal (S/SXAPD)</p> <p>If INTRAP, set flip-flop CEINT</p> <p>(If NINTRAP, T5L or T8L)</p>	<p>(S/SXD) = FAMT PH1 RZ</p> <p>RZ = NR28 NR29 NR30 NR31</p> <p>S/SW2 = FAMT PH1 NRZ + ...</p> <p>R/SW2 = RESET/A + ...</p> <p>AXNR = FAMT PH1 R28</p> <p>(S/SXDMAM1) = FAMT PH1 R28</p> <p>S/SW2 = FAMT PH1 NRZ + ...</p> <p>R/SW2 = RESET/A + ...</p> <p>AXR = FAMT PH1 NR28</p> <p>(S/SXAPD) = FAMT PH1 NR28 NRZ + ...</p> <p>S/CEINT = FAMT PH1 INTRAP + ...</p> <p>R/CEINT = ...</p>	<p>Preset adder for $D \rightarrow S$ in PH2</p> <p>R field zero</p> <p>Not used for MTW</p> <p>N(R field) \rightarrow A-register</p> <p>Preset adder for $(D - A - 1) \rightarrow S$ in PH2</p> <p>Not used for MTW</p> <p>R field \rightarrow A-register</p> <p>Preset adder for $(A + D) \rightarrow S$ in PH2</p> <p>Enable interrupt clock</p>
PH2 T5L or T8L	<p>One clock long</p> <p>$(D0 - D31) \rightarrow (S0 - S31)$</p> <p>$(D0 - D31) - (A0 - A31) - 1 \rightarrow (S0 - S31)$</p>	<p>Adder logic set at PH1 clock</p> <p>Adder logic set at PH1 clock</p>	<p>If R = 0</p> <p>If R less than 0</p>
			Mnemonic: MTW (33, B3)

(Continued)

Table 3-56. Modify and Test Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L or T8L	(A0 - A31) + (D0 - D31) → (S0 - S31)	Adder logic set at PH1 clock	If R greater than 0
	(S0 - S31) ↗ → (A0 - A31)	AXS = FAMT PH2	Transfer result of operation to A-register
	Enable clock T8 if arithmetic operation required	T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by SXADD/1 if addition or subtraction required
	If NINTRAP		
	Set condition code flip-flops	S/CC3 = SGTZ TESTS + ... TESTS = FAMT PH2 NINTRAP + ... SGTZ = (S0 + S1 + ... + S31) S0 NFACOMP	
		R/CC3 = TESTS + ...	State of CC3 and CC4 indicates polarity of data in A-register after arithmetic operation
		S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = NFACOMP S0 + ...	
		R/CC4 = TESTS + ...	
		S/CC1 = K00 CC1XK00 + ... CC1XK00 = FAMT PH2 NINTRAP	Set CC1 if end carry
		R/CC1 = (R/CC) (R/CC1/1) (R/CC1/2) CC1XK00	
		S/CC2 = (S00 ⊕ S0) PROBOVER PROBOVER = FAMT PH2 NINTRAP	Set CC2 if overflow
		R/CC2 = (R/CC) (R/CC2/1) (R/CC2/2) CC1XK00	
	If INTRAP		
	Activate highest priority	LEVACT = FAMT PH2 INTRAP	
	Arm highest priority	LEVARM = FAMT PH2 INTRAP	
	Trigger count zero	CNTZERO = FAMT PH2 INTRAP S0031Z	
	INTRAP or NINTRAP		
	Enable signal (S/SXA)	(S/SXA) = FAMT (PRE/34 + PH2)	Preset adder for A → S in PH8
	Enable signal (S/MBXS) if R ≠ 0	(S/MBXS) = FAMT PH2 NO1 NRZ	Preset for S ↗ → MB transfer in PH8
	Branch to PH8	BRPH8 = FAMT PH2 (NO1 + RZ)	Inhibits transmission of another clock until data release from core memory
Set flip-flop DRQ	S/DRQ = (S/MBXS) + ... R/DRQ = ...		

Mnemonic: MTW (33, B3)

(Continued)

Table 3-56. Modify and Test Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 DR	Sustained until DR (A0 - A31) → (S0 - S31) (S0 - S31) ↗ (MB0 - MB31)	Adder logic set at PH2 clock MBXS = Set at PH2 clock	
PH9 T5L	One clock long (B0 - B31) → (S0 - S31) (S15 - S31) ↗ (P15 - P31)	SXB = PXSXB + ... PXS = PXSXB + ... PXSXB = NFAFL NFAMDS PH9 S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP + ... R/MRQ = ... S/DRQ = (S/MRQ/2) NCLEAR R/DRQ = ... R/INTRAP = FAMT PH9	Program address Program address bits only Core memory request for effective word Inhibits transmission of another clock until data release from core memory Reset if INTRAP
PH10 DR	ENDE functions		
			Mnemonic: MTW (33, B3)

3-70 Family of Compare Instructions

COMPARE IMMEDIATE (CI; 21). The Compare Immediate instruction compares the contents of private memory register R with the sign-extended value field of the instruction word, and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed point quantities. The value field (sign extended) is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CI instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	<u>Result of Comparison</u>
-	0	0	Operands are equal
-	0	1	Register word less than immediate value
-	1	0	Register word greater than immediate value
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero

Examples. Examples of the CI instruction are:

```
RR          1111 1111 1111 1011 0010 0101 1100 0011
EW          1111 1111 1111 1001 1001 1011 0001 0110
RR - EW    0000 0000 0000 0001 1000 1010 1010 1101
EW AND RR  1111 1111 1111 1001 0000 0001 0000 0010
```

Condition code: X101

```
RR          1111 1111 1111 1111 1101 0110 0010 0101
EW          1111 1111 1111 1111 1111 1001 0100 1001
RR - EW    1111 1111 1111 1111 1101 1100 1101 1100
EW AND RR  1111 1111 1111 1111 1101 0000 0000 0001
```

Condition code: X110

Compare Immediate Phase Sequence. Preparation phases for the Compare Immediate instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Immediate instruction. Table 3-57 lists the detailed logic sequence during all Compare Immediate execution phases.

COMPARE BYTE (CB; 71, F1). The Compare Byte instruction compares the contents of bit positions 24 through 31 of private memory register R with the effective byte and sets the condition code according to the results of the comparison.

General. Both bytes are treated as positive integer magnitudes. The effective byte is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the operation. An AND operation is performed on the two bytes. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CB instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	<u>Result of Comparison</u>
-	0	0	Operands are equal
-	0	1	Register byte less than effective byte
-	1	0	Register byte greater than effective byte
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero

Examples. Examples of the CB instruction are:

```
RR          0000 0000 0000 0000 0000 0000 0100 1001
EW          0000 0000 0000 0000 0000 0000 0101 0101
(RR - EW)   1111 1111 1111 1111 1111 1111 1111 0100
RR AND EW   0000 0000 0000 0000 0000 0000 0100 0001
```

Condition code: X101

```
RR          0000 0000 0000 0000 0000 0000 0010 0110
EW          0000 0000 0000 0000 0000 0000 0010 0110
(RR - EW)   0000 0000 0000 0000 0000 0000 0000 0000
RR AND EW   0000 0000 0000 0000 0000 0000 0010 0110
```

Condition code: X100

Compare Byte Phase Sequence. Preparation phases for the Compare Byte instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Byte instruction. Table 3-57 lists the detailed logic sequence during all Compare Byte execution phases.

COMPARE HALFWORD (CH; 51, D1). The Compare Halfword instruction compares the contents of private memory

register R with the effective halfword and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point quantities. The effective halfword (sign extended) is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CH instruction are:

CC2	CC3	CC4	Result of Comparison
-	0	0	Operands are equal
-	0	1	Register word less than effective halfword
-	1	0	Register word greater than effective halfword
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero

Examples. Examples of the CH instruction are:

```
RR      0000 0000 0000 0000 0010 1001 0101 0100
EW      0000 0000 0000 0000 0110 1011 1000 0011
(RR - EW) 1111 1111 1111 1111 1011 1101 1101 0001
RR AND EW 0000 0000 0000 0000 0010 1001 0000 0000
```

Condition code: X101

```
RR      1111 1111 1111 1111 1100 1001 0110 1101
EW      1111 1111 1111 1111 1000 0111 1101 0010
(RR - EW) 0000 0000 0000 0000 0100 0001 1001 1011
RR AND EW 1111 1111 1111 1111 0000 0001 0100 0000
```

Condition code: X110

Compare Halfword Phase Sequence. Preparation phases for the Compare Halfword instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Halfword instruction. Table 3-57 lists the detailed logic sequence during all compare halfword execution phases.

COMPARE WORD (CW; 31, B1). The Compare Word instruction compares the contents of private memory register R with the effective word and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point quantities. The contents of register R are subtracted from the effective word, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CW instruction are:

CC2	CC3	CC4	Result of Comparison
-	0	0	Operands are equal
-	0	1	Register word less than effective word
-	1	0	Register word greater than effective word
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero

Examples. Examples of the CW instruction are:

```
RR      0000 0000 0010 1011 0110 0101 1101 1001
EW      0000 0000 1000 0100 0001 1000 0000 0010
(RR - EW) 1111 1111 1010 0111 0100 1101 1101 0111
RR AND EW 0000 0000 0000 0000 0000 0000 0000 0000
```

Condition code: X001

```
RR      1111 1111 1001 0010 0111 1011 0100 1100
EW      1111 1111 1100 0111 0100 1110 1110 0110
(RR - EW) 0000 0000 0011 0100 1101 0011 1001 1010
EW AND RR 1111 1111 1000 0010 0100 1010 0100 0100
```

Condition code: X110

Compare Word Phase Sequence. Preparation phases for the Compare Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Word instruction. Table 3-57 lists the detailed logic sequence during all Compare Word execution phases.

Table 3-57. Compare Sequence (CI, CB, CH, CW)

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): EW or value field</p> <p>(D): EW or value field</p> <p>(A): RR</p> <p>(P): Program address</p> <p>For all instructions:</p> <p>Enable signal (S/SXAMD)</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop S/NT11L</p> <p>For CB only:</p> <p>Enable signal AXZ/012</p>	<p>(S/SXAMD) = FASUB PRE/34 + ...</p> <p>FASUB = OLI + ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAS10 PRE/34 + ...</p> <p>FAS10 = FAS11/1 NOU1 + ...</p> <p>FAS11/1 = OLI + ...</p> <p>R/MRQ = ...</p> <p>S/NT11L = N(S/T11L)</p> <p>(S/T11L) = FACOMP/1 (PRE/34 + PH2) + ...</p> <p>FACOMP/1 = OLI</p> <p>R/NT11L = ...</p> <p>AXZ/012 = FACOMP/1 OU7 PRE4</p>	<p>Sign-extended value field or contents of effective address (word, halfword, or byte) properly aligned</p> <p>Contents of private memory register R</p> <p>Address of next instruction in sequence</p> <p>Preset adder for (A - D)</p> <p>→ S in PHI</p> <p>Core memory request for next instruction in sequence</p> <p>Signals T5EN and T8EN disabled when NT11L reset, permitting T11 clock</p> <p>Stores zeros in A0 through A23</p>
PH1 T11L	<p>One clock long</p> <p>(A0-A31) - (D0-D31) → (S0-S31)</p> <p>Set condition code flip-flop CC3 or CC4</p>	<p>Adder logic set at PH1 clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>R/CC3 = TESTS + ...</p>	<p>(RR-EW) on sum bus output</p> <p>Set if sum bus output greater than zero</p>
			<p>Mnemonic: CI(21), CB (71, F1), CH(51, D1), CW (31, B1)</p>

(Continued)

Table 3-57. Compare Sequence (CI, CB, CH, CW) (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T11L (Cont.)	Enable signal (S/PRXAD) Set flip-flop DRQ Branch to PH10	$S/CC4 = (S/CC4/2) TESTS + \dots$ $(S/CC4/2) = FACOMP S00 + \dots$ $R/CC4 = TESTS + \dots$ $TESTS = FAS11 PH1 + PH3) + \dots$ $FAS11 = FAS11/1 NFALCFP$ $SGTZ = (S0 + S1 + \dots + S31)$ $N(S00 FACOMP)$ $(S/PRXAD) = FACOMP/1 PH1 NOU1$ $S/DRQ = BRPH10 NCLEAR + \dots$ $R/DRQ = \dots$ $BRPH10 = FAS10 PH10 + \dots$ $S/PH10 = NCLEAR BRPH10 + \dots$ $R/PH10 = \dots$	Set if sum bus output less than zero (S0-S31) greater than zero Preset adder for A AND D → S in PH10 Inhibit transmission of another clock until data release from memory
PH10	$(A0-A31) \text{ AND } (D0-D31)$ $\rightarrow (S0-S31)$ Set flip-flop CC2 if A AND D = 0 ENDE functions	Adder logic set at PH1 clock $S/CC2 = N50031Z (S/CC2/NZ) + \dots$ $(S/CC2/NZ) = (FACOMP ENDE) NOU1$ $R/CC2 = (R/CC2/1) + \dots$ $(R/CC2/1) = (S/CC2/NZ) + \dots$	A AND D → sum bus
			Mnemonic: CI(21), CB(71, F1), CH(51, D1), CW(31, B1)

COMPARE DOUBLEWORD (CD; 11, 91). The Compare Doubleword instruction compares the contents of private memory registers R and Ru1 with the effective doubleword and sets the condition code according to the results of the comparison.

General. Both doublewords are treated as signed fixed-point quantities. The least significant word of the effective doubleword is subtracted from the contents of register Ru1; the most significant word of the effective doubleword is subtracted from the contents of register R. If the R field of the CD instruction is an odd value, the CD instruction forms a 64-bit register operand by duplicating the contents of register R for both the 32 high-order bits and the 32 low-order bits. Condition code flip-flops CC3 and CC4 are set to indicate the results of the 64-bit comparison.

Condition Codes. Condition codes for the CD instruction are:

<u>CC3</u>	<u>CC4</u>	<u>Result of Comparison</u>
0	0	Operands are equal
0	1	Register doubleword less than effective doubleword
1	0	Register doubleword greater than effective doubleword

Examples. Examples of the CD instruction are:

Even R Field

Ru1	0000 0101 1101 1011 0010 0110 1000 1100
ED _{LSW}	0000 0011 1000 0101 1001 0111 1110 0000 0000 0010 0101 0110 1000 1110 1010 1100
R	1101 0110 1001 1011 0100 1000 0101 1010
ED _{MSW}	1101 0110 1001 1011 0100 1000 0101 1010 0000 0000 0000 0000 0000 0000 0000 0000

Condition code: XX10

Odd R Field

Ru1	1101 0110 1010 0110 0101 1110 0000 0011
ED _{LSW}	0000 0011 1000 0101 1001 0111 1110 0000 1101 0011 0010 0000 1100 0110 0010 0011
Ru1	1101 0110 1010 0110 0101 1110 0000 0011
ED _{MSW}	1101 0110 1001 1011 0100 1000 0101 1010 0000 0000 0000 1011 0001 0101 1010 1001

Condition code: XX10

Compare Doubleword Phase Sequence. Preparation phases for the CD instruction are the same as the general PREP phases for doubleword instructions. Figure 3-155 shows the simplified phase sequence for the CD instruction. Table 3-58 lists the detailed logic sequence during all CD execution phases.




Figure 3-154. Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram




Figure 3-155. Compare Doubleword Instruction, Phase Diagram

Table 3-58. Compare Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C): ED_{LSW}</p> <p>(D): ED_{LSW}</p> <p>(A): RRu1</p> <p>(P): EW_{MSW} address</p> <p>(B): Program address</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p> <p>Reset flip-flop NT11L</p> <p>Enable signal (S/SXAMD)</p> <p>Reset flip-flop NLR31F</p>	<p>S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FADW/1 PRE/34 + ... FADW/1 = OUI FAS11 + ... FAS11 = FAS11/1 NFALCFP FAS11/1 = OLI + ... R/MRQ = ...</p> <p>S/NMRQP1 = (S/MRQ/3) R/NMRQP1 = ...</p> <p>S/NT11L = N(S/T11L) + ... (S/T11L) = FACOMP/1 PRE/34 + ... FACOMP/1 = OLI + ... R/NT11L = ...</p> <p>(S/SXAMD) = FASUB PRE/34 + ... FASUB = OLI + ...</p> <p>S/NLR31F = N(S/LR31) (S/LR31F) = FADW/1 NANLZ PRE3 + ... R/NLR31F = ...</p>	<p>Least significant word of effective doubleword</p> <p>Contents of private memory register Ru1</p> <p>Address of most significant word of effective doubleword</p> <p>Temporary storage for address of next instruction</p> <p>Core memory request for most significant word of effective doubleword</p> <p>MRQP1 sets flip-flop DRQ at PH1 clock</p> <p>Set clock T11L for PH1</p> <p>Preset adder for (A-D) → S in PH1</p> <p>Force a one on private memory address line LR31 during PH1 to select private memory register Ru1</p>
PH1 T11L	<p>One clock long (A0-A31) -(D0-D31) → (S0-S31)</p>	<p>Adder logic set at last PREP clock</p>	<p>Adder output is (RRu1-ED_{LSW})</p>
			<p>Mnemonic: CD (11, 91)</p>

(Continued)

Table 3-58. Compare Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T11L (Cont.)	Reset flip-flop NSXBF	S/NSXBF = N(S/SXB) (S/SXB) = FADW/1 PH1 + ... R/NSXBF = ...	Preset logic for B → S in PH2
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = FADW/1 PH1 + ... R/NAXRR = ...	Preset for R → A transfer in PH2
	Set flip-flop SW0 if (S0-S31) not zero	S/SW0 = NS0031Z (S/SW0/NZ) + ... (S/SW0/NZ) = K00HOLD + ... K00HOLD = FADW/1 PH1 + ... R/SW0 = RESET/A = CLEAR = PH10	Retain information that S not zero. Condition codes CC3 and CC4 may also be set during this phase, but action is meaningless since they are again set in PH3
	Set flip-flop FL3 if end carry	S/FL3 = K00 K00HOLD + ... R/FL3 = ...	Retain end carry
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + ... R/DRQ = ...	Inhibits transmission of another clock until data release received from core memory
PH2 DR	Sustained until DR (B0-B31) → (S0-S31)	SXB = NDIS SXBF SXBF = set at PH1 clock	Transfer program address to P-register
	(S15-S31) → (P15-P31)	PXS = FADW/1 PH2 + ...	
	(MB0-MB31) → (C0-C31)	CXMB = DG = /DG/	Transfer most significant word of effective doubleword to C- and D-registers
	(C0-C31) → (D0-D31)	DXC = FADW/1 PH2 + ...	
	(RR0-RR31) → (A0-A31)	AXRR = set at PH1 clock	Private memory register Ru1 → A-register
	Enable signal (S/SXAMD)	(S/SXAMD) = FASUB PH2 + ... FASUB = OL1 + ...	Preset adder for (A-D) → S in PH3
	Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FADW/1 PH2 + ... R/MRQ = ...	Core memory request for next instruction in sequence
Reset flip-flop NMRQP1	S/NMRQP1 = (S/MRQ/3) R/NMRQP1 = ...	MRQP1 sets flip-flop DRQ at PH3 clock	
			Mnemonic: CD (11, 91)

(Continued)

Table 3-58. Compare Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Reset flip-flop NK31 if there was an end carry in PH1	$S/NK31 = N(S/K31) N(S/SXAMD/2) + N(S/K31/1)$ $(S/K31/1) = K00 (S/K31/3) + \dots$ $(S/K31/3) = FADW/1 PH2 FL3 + \dots$ $(S/K31) = FADW/1 PH2 + \dots$ $R/NK31 = \dots$	Setting K31 effectively provides a carry (or borrow) to the most significant half of the effective doubleword
	Reset flip-flop NT11L	$S/NT11L = N(S/T11L) + \dots$ $(S/T11L) = FACOMP/1 PH2 + \dots$ $R/NT11L = \dots$	Set clock T11L for PH3
PH3 T11L	One clock long (A0-A31) -(D0-D31) → (S0-S31)	Adder logic set at PH2 clock	Adder output is (RRu1-ED _{MSW})
	Set flip-flop CC3 if (S0-S63) nonzero and positive	$S/CC3 = SGTZ TESTS + \dots$ $SGTZ = (S0 + S1 + \dots + S31) N(S00 FACOMP) S3263Z$ $S3263Z = NSW0 NTESTS/1 + \dots$ $TESTS/1 = FUSF ENDE + FAMULNH PH7$ $TESTS = FAS11 (PH1 + PH3)$ $R/CC3 = TESTS + \dots$	Result is nonzero and positive TESTS/1 signal enables SW0 to control SGTZ signal
	Set flip-flop CC4 if (S0-S63) negative	$S/CC4 = (S/CC4/2) TESTS + \dots$ $(S/CC4/2) = FACOMP S00$ $R/CC4 = TESTS + \dots$	Result is negative
	Set flip-flop DRQ	$S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = MRQP1 + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release received from core memory
	Branch to PH10	$BRPH10 = FADW/1 PH3 + \dots$ $S/PH10 = BRPH10 NCLEAR + \dots$ $R/PH10 = \dots$	
PH10 DR	ENDE functions		

Mnemonic: CD (11, 91)

3-71 Family of Compare With Limits Instructions
(FACOMP/L)

COMPARE WITH LIMITS IN REGISTER (CLR; 39, B9). The Compare With Limits in Register instruction simultaneously compares the effective word with the contents of private memory register R and with the contents of private memory register Ru1 and sets the condition codes according to the results. For these comparisons, all three words are treated as signed fixed point numbers.

General. Condition code flip-flops CC3 and CC4 indicate whether the contents of R are greater than (10), equal to (00), or less than (01), the effective word. Condition code flip-flops CC1 and CC2 indicate whether the contents of Ru1 are greater than, less than, or equal to the effective word. If the R field of the instruction word contains an odd value, both pairs of flip-flops will be in identical states.

Examples. Examples of the Compare with Limits in Register operation are:

```
EW  0000 0100 1100 0101 1010 0110 1111 1101
R    0000 0001 1101 1111 0101 1010 0110 0011
Ru1  0000 0100 1100 0101 1010 0110 1111 1101
```

Condition code: 0001


```
EW  0000 0100 1100 0101 1010 0110 1111 1101
R    0000 1001 0101 0110 0011 0111 1011 0100
Ru1  0000 1001 0101 0110 0011 0111 1011 0100
```

Condition code: 1010

Condition Codes. Condition code settings for the Compare With Limits in Register operation are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	<u>Results of Comparison</u>
-	-	0	0	Contents of R equal to effective word
-	-	0	1	Contents of R less than effective word
-	-	1	0	Contents of R greater than effective word
0	0	-	-	Contents of Ru1 equal to effective word
0	1	-	-	Contents of Ru1 less than effective word
1	0	-	-	Contents of Ru1 greater than effective word

CLR Phase Sequence. The preparation phases for the CLR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-156 shows the simplified phase sequence for the execution of CLR instruction. Table 3-59 lists the detailed logic sequence during all CLR execution phases.



901172A.3121

Figure 3-156. Compare With Limits in Register, Phase Diagram

Table 3-59. Compare With Limits in Register Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP:</u> (C) : EW (D) : EW (A) : RRu1 (P) : EW address (B) : Program address		Effective word Effective word Contents of private memory register R Address of effective word Temporary storage for address of next instruction

Mnemonic: CLR (39, B9)

(Continued)

Table 3-59. Compare With Limits in Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP	<p>Reset flip-flop NT11L</p> <p>Enable signal (S/SXAMD)</p>	$S/NT11L = N(S/T11L) + \dots$ $(S/T11L) = \text{FACOMP/L} \\ (\text{PRE}/34 + \text{PH2}) + \dots$ $\text{FACOMP/L} = \text{OL9 NO1 O3}$ $R/NT11L = \dots$ $(S/SXAMD) = \text{FASUB} (\text{PRE}/34 + \text{PH2}) + \dots$ $\text{FASUB} = \text{FACOMP/L} + \dots$	<p>Set clock T11L for PH1</p> <p>Preset adder for (A-D) → S in PH1</p>
PH1 T11L	<p>One clock long</p> <p>(A0-A31) - (D0-D31) → (S0-S31)</p> <p>Set flip-flop CC3 if (S0-S31) is nonzero and positive</p> <p>Set flip-flop CC4 if (S0-S31) is negative</p> <p>Reset flip-flop NSXBF</p> <p>Reset flip-flop NAXRR</p>	<p>Adder logic set at last PREP clock</p> $S/CC3 = \text{SGTZ TESTS} + \dots$ $\text{SGTZ} = (S0 + S1 + \dots + S31) \\ N(S00 \text{ FACOMP}) + \dots$ $\text{TESTS} = \text{FACOMP/L PH1} + \dots$ $R/CC3 = \text{TESTS} + \dots$ $S/CC4 = (S/CC4/2) \text{ TESTS} + \dots$ $(S/CC4/2) = \text{FACOMP S00} + \dots$ $R/CC4 = \text{TESTS} + \dots$ $S/NXBF = N(S/SXB)$ $(S/SXB) = \text{FACOMP/L PH1} + \dots$ $R/NSXBF = \dots$ $S/NAXRR = N(S/AXRR)$ $(S/AXRR) = \text{FACOMP/L PH1 OU3} + \dots$ $R/NAXRR = \dots$	<p>Adder output is (RRu1-EW)</p> <p>Result is nonzero and positive</p> <p>Result is negative</p> <p>Preset for B → S transfer in PH2</p> <p>Preset for R → A transfer in PH2</p>

Mnemonic: CLR (39, B9)

(Continued)

Table 3-59. Compare With Limits in Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L	One clock long (RR0-RR31) \rightarrow (A0-A31) (B0-B31) \rightarrow (S0-S31) (S15-S31) \rightarrow (P15-P31) Set flip-flop BRP Transfer CC3 \rightarrow CC1 Transfer CC4 \rightarrow CC2 Enable signal (S/SXAMD) Set flip-flop MRQ Reset flip-flop NT11L	AXRR = Set at PH1 clock SXB = NDIS SXBF + ... SXBF = Set at PH1 clock PXS = FACOMP/L PH2 + ... S/BRP = FACOMP/L PH2 + ... R/BRP = PRE1 NFAIM + INTRAP1 + ... S/CC1 = CC3 FACOMP/L PH2 + ... R/CC1 = (R/CC) + ... (R/CC) = FACOMP/L PH2 + ... S/CC2 = CC4 FACOMP/L PH2 + ... R/CC2 = (R/CC) + ... (S/SXAMD) = FASUB (PRE/34 + PH2) + ... FASUB = FACOMP/L + ... S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FACOMP/L PH2 + ... R/MRQ = ... S/NT11L = N(S/T11L) + ... (S/T11L) = FACOMP/L (PRE/34 + PH2) + ... R/NT11L = ...	Private memory register R \rightarrow A-register Transfer program address to P-register Signifies that program address is in P-register Prepare for new code bits in PH3 Preset adder for (A-D) \rightarrow S in PH3 Core memory request for next instruction in sequence Set clock T11L for PH3
PH3 T11L	One clock long (A0-A31) - (D0-D31) \rightarrow (S0-S31) Set condition codes as described in PH1 with new adder output on sum bus	Adder logic set at PH2 clock Same as PH1	Adder output is (RR-EW) Same as PH1

Mnemonic: CLR (39, B9)

(Continued)

Table 3-59. Compare With Limits in Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T11L (Cont)	Set flip-flop DRQ	S/DRQ = BRPH10 NCLEAR + ... BRPH10 = FACOMP/L PH3 + ...	Inhibits transmission of another clock until data release from memory
	Branch to PH10	R/DRQ = ... S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ...	
PH10 DR	ENDE functions		
Mnemonic: CLR (39, B9)			

COMPARE WITH LIMITS IN MEMORY (CLM; 19, 99).

The Compare With Limits in Memory instruction simultaneously compares the contents of private memory register R with the 32 high-order bits of the effective doubleword and with the 32 low-order bits of the effective doubleword and sets the condition codes according to the results. For these comparisons all 32-bit words are treated as signed, fixed point numbers.

General. The state of flip-flops CC1 and CC2 indicates whether the contents of R are greater than (10), equal to (00), or less than (01), the least significant word (bits 32 through 63). Similarly, the state of CC3 and CC4 indicates the relation between the contents of R and the most significant word (bits 0 through 31).

Examples. Examples of the Compare With Limits in Memory instruction are:

ED₀₋₃₁ 0101 1000 0110 1101 1000 0001 0111 1011

ED₃₂₋₆₃ 0101 1100 0011 0100 0010 1100 1001 0101

R 0101 1000 0111 1000 1101 1000 0010 0110

Condition code: 0110

ED₀₋₃₁ 0000 0110 1101 0111 1011 0101 1111 0011

ED₃₂₋₆₃ 0000 0101 0110 1110 0010 0100 1001 0110

R 0000 0101 0110 1110 0010 0100 1001 0110

Condition code: 0100

Condition Codes. Condition code settings for the Compare With Limits in Memory operation are:

CC1	CC2	CC3	CC4	Results of Comparison
-	-	0	0	Contents of R equal to most significant word (bits 0 through 31 of doubleword)
-	-	0	1	Contents of R less than most significant word (bits 0 through 31 of doubleword)
-	-	1	0	Contents of R greater than most significant word (bits 0 through 31 of doubleword)
0	0	-	-	Contents of R equal to least significant word (bits 32 through 63 of doubleword)
0	1	-	-	Contents of R less than least significant word (bits 32 through 63 of doubleword)
1	0	-	-	Contents of R greater than least significant word (bits 32 through 63 of doubleword)

CLM Phase Sequence. The preparation phases for the CLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the CLM instruction execution. Table 3-60 lists the detailed logic sequence during all CLM execution phases.




Figure 3-157. Compare With Limits in Memory, Phase Diagram

Table 3-60. Compare With Limits in Memory Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP:</u> (C) : ED _{LSW} (D) : ED _{LSW} (A) : RR		Least significant word of effective doubleword Least significant word of effective doubleword Contents of private memory register R

Mnemonic: CLM (19, 99)

(Continued)

Table 3-60. Compare With Limits In Memory, Phase Diagram (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	<p>(P) : EW address</p> <p>(B) : Program address</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p> <p>Reset flip-flop NT11L</p> <p>Enable signal (S/SXAMD)</p>	<p>$S/MRQ = (S/MRQ/3) + \dots$</p> <p>$(S/MRQ/3) = FACOMP/L \text{ PRE3}$ $\text{OUI NANLZ} + \dots$</p> <p>$FACOMP/L = OL9 \text{ NO1 O3}$</p> <p>$R/MRQ = \dots$</p> <p>$S/NMRQP1 = (S/MRQ/3)$</p> <p>$R/NMRQP1 = \dots$</p> <p>$S/NT11L = N(S/T11L) + \dots$</p> <p>$(S/T11L) = FACOMP/L (PRE/34 + PH2)$ $+ \dots$</p> <p>$R/NT11L = \dots$</p> <p>$(S/SXAMD) = FASUB (PRE/34 + PH2) + \dots$</p> <p>$FASUB = FACOMP/L + \dots$</p>	<p>Address of most significant word of effective doubleword</p> <p>Temporary storage for address of next instruction</p> <p>Core memory request for most significant word of effective doubleword</p> <p>MRQP1 sets flip-flop DRQ at PH1 clock</p> <p>Set clock T11L for PH1</p> <p>Preset adder for (A-D) → S in PH1</p>
PH1 T11L	<p>One clock long</p> <p>(A0-A31) - (D0-D31) → (S0-S31)</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at last PREP clock</p> <p>$S/DRQ = (S/DRQ) \text{ NCLEAR}$</p> <p>$(S/DRQ) = MRQP1 + \dots$</p> <p>$R/DRQ = \dots$</p>	<p>Adder output is (RR-EWu1)</p> <p>Inhibits transmission of another clock until data release received from core memory</p>

Mnemonic: CLM (19, 99)

(Continued)

Table 3-60. Compare With Limits in Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T11L	Set flip-flop CC3 if (S0-S31) is nonzero and positive	$S/CC3 = SGTZ TESTS + \dots$ $TESTS = FACOMP/L PH1 + \dots$ $SGTZ = (S0 + S1 + \dots + S31) N(S00 FACOMP)$	Result is nonzero and positive
	Set flip-flop CC4 if (S0-S31) is negative	$S/CC4 = (S/CC4/2) TESTS + \dots$ $(S/CC4/2) = FACOMP S00 + \dots$	Result is negative
	Reset flip-flop NSXBF	$R/CC3 = TESTS + \dots$ $S/NXBF = N(S/SXB)$ $(S/SXB) = FACOMP/L PH1 + \dots$ $R/NXBF = \dots$	Preset for B → S transfer in PH2
PH2 DR	Sustained until DR $(MB0-MB31) \not\rightarrow (C0-C31)$ $(C0-C31) \not\rightarrow (D0-D31)$ $(B0-B31) \rightarrow (S0-S31)$ $(S15-S31) \not\rightarrow (P15-P31)$ Set flip-flop BRP Transfer CC3 → CC1 Transfer CC4 → CC2	$CXMB = DG = /DG/$ $DXC = FACOMP/L PH2 OU1$ $SXB = NDIS SXBF + \dots$ $SXBF = \text{Set at PH1 clock}$ $PXS = FACOMP/L PH2 + \dots$ $S/BRP = FACOMP/L PH2 + \dots$ $R/BRP = PRE1 NFAIM + INTRAP1 + \dots$ $S/CC1 = CC3 FACOMP/L PH2 + \dots$ $R/CC1 = (R/CC) + \dots$ $(R/CC) = FACOMP/L PH2 + \dots$ $S/CC2 = CC4 FACOMP/L PH2 + \dots$ $R/CC2 = (R/CC) + \dots$	Transfer most significant word of effective doubleword to C- and D-registers Transfer program address to P-register Signifies that program address is in P-register Prepare for new code bits in PH3

Mnemonic: CLM (19, 99)

(Continued)

Table 3-60. Compare With Limits in Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	<p>Enable signal (S/SXAMD)</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NT11L</p>	$(S/SXAMD) = FASUB (PRE/34 + PH2) + \dots$ $FASUB = FACOMP/L + \dots$ $S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FACOMP/L PH2 + \dots$ $R/MRQ = \dots$ $S/NT11L = N(S/T11L) + \dots$ $(S/T11L) = FACOMP/L (PRE/34 + PH2) + \dots$ $R/NT11L = \dots$	<p>Preset adder for (A-D) →S in PH3</p> <p>Core memory request for next instruction in sequence</p> <p>Set T11L clock for PH3</p>
PH3 T11L	<p>One clock long (A0-A31) - (D0-D31) → (S0-S31)</p> <p>Set condition code flip-flops CC1 and CC2 as described in PH1, with new output on sum bus</p> <p>Branch to PH10</p>	<p>Adder logic set at last PH2 clock</p> <p>Same as PH1</p> $BRPH10 = FACOMP/L PH3 + \dots$ $S/PH10 = BRPH10 NCLEAR + \dots$ $R/PH10 = \dots$	<p>Adder output is (RR-EW)</p> <p>Same as PH1</p>
PH10 DR	<p>ENDE functions</p>		

Mnemonic: CLM (19, 99)

3-72 Family of Logical Instructions (FALOGIC)

OR WORD (OR; 49, C9). The OR word instruction performs a logical OR operation on the contents of the effective word and private memory register R, and stores the result in register R.

General. If the corresponding bits of private memory register R and the effective word are both zero, a zero remains in R; otherwise, a one is placed in the corresponding bit position of register R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

$$R_n = R_n + EW_n$$

Examples. Examples of the logical OR operation are:

```
EW 0000 1111 0101 1101 0110 0010 1010 1001
R  0011 0011 0110 1001 0000 1111 0101 0100
-----
Before Execution

R  0011 1111 0111 1101 0110 1111 1111 1101
-----
After Execution
```

Condition Codes. If the result in private memory register R is zero, the condition codes are XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a zero and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

OR Word Phase Sequence. Preparation phases for the OR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the OR word instruction. Table 3-61 lists the detailed logic sequence during OR word execution phases.

EOR WORD (EOR; 48, C8). The EOR word instruction performs a logical exclusive OR operation on the contents of the effective word and private memory register R and stores the result in register R.

General. If corresponding bits of register R and the effective word are different, a one is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

$$R_n = R_n \oplus EW_n + NR_n \oplus EW_n$$

Examples: Examples of the exclusive OR operation are:

```
EW 0000 1111 0101 1101 0110 0010 1010 1001
R  0011 0011 1001 1001 0000 1111 0101 0100
-----
Before Execution

R  0011 1100 1100 0100 0110 1101 1111 1101
-----
After Execution
```

Condition Codes. If the result in private memory register R is zero, the condition codes are XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a zero, and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

EOR Word Phase Sequence. Preparation phases for the EOR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the EOR word instruction. Table 3-61 lists the detailed logic sequence during all EOR word execution phases.

AND WORD (AND; 4B, CB). The AND word instruction performs a logical AND operation on the contents of the effective word and private memory register R and stores the result in register R.

General. If the corresponding bits of register R and the effective word are both one, a one remains in R; otherwise, a zero is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

$$R_n = R_n \cdot EW_n$$

Examples: Examples of the logical AND operation are:

```
EW 0000 1111 0101 1101 0110 0010 1010 1001
R  0011 0011 0110 1001 0000 1111 0101 0100
-----
Before Execution

R  0000 0011 0100 1001 0000 0010 0000 0000
-----
After Execution
```

Condition Codes. If the result in register R is zero, the condition codes are set to XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a




Figure 3-158. AND Instruction Phase Sequence

zero, and bits 1 through 31 contain at least one '1', the condition codes are set to XX10.

AND Word Phase Sequence. Preparation phases for the AND instruction are the same as the general PREP

phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the AND word instruction. Table 3-61 lists the detailed logic sequence during all AND word execution phases.

Table 3-61. OR, EOR, AND Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At the end of PREP: (C) : EW (A) : RR (P) : Program address		Effective word Contents of private memory register R Address of next instruction in sequence

Mnemonic: AND (4B, CB) OR (49, C9) EOR (48, C8)

(Continued)

Table 3-61. OR, EOR, AND Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAS10 PRE/34 FAS10 = FAS11/1 + ... FAS11/1 = FALOGIC + ... R/MRQ = ...	Core memory request for next instruction in sequence
	Set flip-flop RW	S/RW = FAS11 (PRE/34 + PH2) NOL1 FAS11 = FAS11/1 + ... R/RW = ...	Prepare to write result in private memory
	Enable signal (S/SXAORD) if OR	(S/SXAORD) = OU4 OL9 PRE3 + ...	Preset adder for (A OR D) → S in PH1
	Enable signal (S/SXAEORD) if EOR	(S/SXAEORD) = OU4 OL8 PRE3 + ...	Preset adder for (A EOR D) → S in PH1
	Enable signal (S/PRXAD) if AND	(S/PRXAD) = OU4 OLB PRE3 + ...	Preset adder for (A AND D) → S in PH1
PH1 T8L	One clock long (A0-A31) AND (D0-D31) → (S0-S31) if AND (A0-A31) OR (D0-D31) → (A0-S31) if OR (A0-A31) EOR (D0-D31) → (S0-S31) if EOR (S0-S31) → (RW0-RW31) Enable clock T8 Set flip-flop CC3 if result is positive quantity and nonzero Set flip-flop CC4 if result is negative quantity	<p>} Adder logic set at last PREP clock</p> <p>RWXS/0 = RWXS/3 = RW + ... RW = Set at last PREP clock T8EN = NT5EN NT11L N (SXADD/1 RW) N(RW REU) N(REU AXRR) NT5EN = RW + ... S/CC3 = SGTZ TESTS + ... TESTS = FAS11 (PH1 + PH3) + ... SGTZ = (S0 + S1 + ... + 31) S0 NFACOMP R/CC3 = TESTS + ... S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = NFACOMP S0 + ... R/CC4 = TESTS + ...</p>	<p>Transfer result to private memory register R</p> <p>T5EN is disabled by signal RW</p> <p>State of flip-flops CC3 and CC4 indicates polarity of data in private memory register R after operation</p>

Mnemonic: AND (4B, CB) OR (49, C9) EOR (48, C8)

(Continued)

Table 3-61. OR, EOR, AND Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T8L (Cont.)	Branch to PH10 Set flip-flop DRQ	BRPH10 = FAS10 PH1 + ... S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ... S/DRQ = BRPH10 NCLEAR + ... R/DRQ = ...	Inhibits transmission of another clock until data release from core memory
PH10	ENDE functions		

Mnemonic: AND (4B, CB) OR (49, C9) EOR (48, C8)

3-73 Family of Shift Instructions (FASH)

SHIFT (S; 25, A5). The S instruction shifts the contents of private memory register R or the contents of private memory registers R and Ru1 (treated as a single 64-bit register) in a specified manner, amount, and direction.

Types of Shifts. The S instruction may be a logical shift, in which bits shifted off the end bit positions are lost; a circular shift, in which bits shifted off the end enter the opposite end in circular fashion; or an arithmetic shift, in which the sign of the number is extended to the right to fill the vacated bit positions as the right shift is performed. When an arithmetic shift is performed to the left, it is identical to the left logical shift. All three types of shifts may be performed on either the contents of private memory register R (single register shift) or the contents of private memory register R and private memory register Ru1 (double register shift). If a double register shift is performed, the R field of the instruction word must be an even quantity for correct results.

The type of shift to be performed is specified by three bits in the instruction word or indirectly addressed word, bit positions 21 through 23. (Performing an indexing operation does not change these bits.) A bit configuration of 00X in bit positions 21 through 23 specifies a logical shift; a configuration of 01X specifies a circular shift; 10X specifies an arithmetic shift. A one in bit position 23 denotes a single-register shift, while a zero denotes a double register shift.

Amount and Direction of Shift. The amount and direction of the shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign bit position. If bit position 25 is a zero, bits 25 through 31 are a positive quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of the shift is determined by the absolute value of the shift count and may range from zero through 64.

Examples. Examples of the three types of shifts are shown in figure 3-159.

Condition Codes. At the completion of a logical right, circular right, or arithmetic right shift, the condition codes are set to 00XX. At the completion of a logical left, circular left, or arithmetic left shift, condition code flip-flop CC1 is set if there have been an odd number of one bits shifted off the left end of the register, or reset if there have been an even number shifted off; condition code flip-flop CC2 is set if there has been overflow into the sign bit position.

Implementation of Shift Instructions. Implementation of the various shifts is dependent primarily on the direction of the shift.


Figure 3-160 shows the basic implementation of a left shift. The shift count is transferred from the P-register to bit positions 0 through 5 of the macro-counter. If a single register shift is to be performed, the contents of private memory register R are transferred to the A-register, and zeros are transferred to the B-register. If a double register shift is to be performed, both private memory registers are transferred to the A- and B-register combination. The A- and B-registers act as a single 64-bit register during shifting operations. The A- and B-registers are shifted one bit at a time to the left, and the shift count is decremented by one with each shift. The most significant bit of the A-register is either discarded, in the case of a logical or arithmetic shift; routed to A31, in the case of a single register circular shift; or routed to B31, in the case of a double register circular shift. When the count is reduced to zero, shifting stops and the result is transferred back to the private memory registers. Flip-flop CC1 indicates whether an odd or even number of one bits have been shifted out of the A-register. Flip-flop CC2 is set if overflow has occurred.

Figure 3-161 shows the basic implementation of a right shift. The private memory registers are transferred to the A- and B-registers as before. The shift count is in the P-register in two's complement form. The shift count is transferred to the macro-counter and flip-flop FL3 as follows: bits 26 through 30 are inverted and transferred to MC1 through MC5. If P31 is a one, flip-flop FL3 is set. If the shift count is even, MC1 through MC6 now hold (shift count -2), and flip-flop FL3 is reset; if the shift count is odd, MC1 through MC6 hold (shift count -1), and FL3 is set.


If an odd shift is being performed (FL3 set), the A- and B-registers are shifted right one bit position for the first shift and right two bit positions for every other shift. The count in MC1 through MC6 is decremented by two for each shift. If an even shift is being performed, the A- and B-registers are shifted right two bit positions for each shift, and the count in MC1 through MC6 is decremented by two for each shift. The least significant bit position during the shift (A31 for a single register shift, B31 for a double register shift) is either discarded, in the case of a logical shift or arithmetic shift, or routed to the most significant end of the register, in the case of a circular shift. AO is extended to vacant bit positions for the arithmetic shift. Shifting continues until the shift count equals zero. The condition codes are set to 00XX.

Shift Phase Sequence. Preparation phases for the S instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Table 3-62 lists the detailed logic sequence during all shift execution phases.

LOGICAL SHIFT, SINGLE REGISTER, LEFT 7 BIT POSITIONS




INSTRUCTION WORD




PRIVATE MEMORY REGISTER 10 BEFORE EXECUTION

SEVEN HIGHER-ORDER BITS LOST




PRIVATE MEMORY REGISTER 10 AFTER EXECUTION

CIRCULAR SHIFT, DOUBLE REGISTER, LEFT 34 BIT POSITIONS




INSTRUCTION WORD

SHIFT 34 BIT POSITIONS




PRIVATE MEMORY REGISTERS 10, 11 BEFORE EXECUTION




PRIVATE MEMORY REGISTERS 10, 11 AFTER EXECUTION


ARITHMETIC SHIFT, SINGLE REGISTER, RIGHT 7 BIT POSITIONS



INSTRUCTION WORD



PRIVATE MEMORY REGISTER 10 BEFORE EXECUTION




PRIVATE MEMORY REGISTER 10 AFTER EXECUTION

BIT POSITION 0 EXTENDED TO RIGHT

SEVEN LOWER ORDER BITS LOST

Figure 3-159. Shift Examples


Figure 3-160. Implementation of Left Shift




901172A.3142

901172

Figure 3-161. Implementation of Right Shift



901172A. 3143



SHIFT EXAMPLES

SHIFT COUNT = -7

EXAMPLE 1:

PHASE-CLOCK	MC							FL3	MCZ	TOTAL NUMBER OF BIT POSITIONS SHIFTED
	0	1	2	3	4	5	6			
PH6 - 1	0	0	0	0	1	1	0	0	0	
PH6 - 2	0	0	0	0	1	0	0	0	1	
PH6 - 3	0	0	0	0	0	1	0	0	3	
PH6 - 4	0	0	0	0	0	0	0	1	5	
PH7									7	

SHIFT COUNT = -6

EXAMPLE 2:

PHASE-CLOCK	MC							FL3	MCZ	TOTAL NUMBER OF BIT POSITIONS SHIFTED
	0	1	2	3	4	5	6			
PH6 - 1	0	0	0	0	1	0	0	0	0	
PH6 - 2	0	0	0	0	0	1	0	0	2	
PH6 - 3	0	0	0	0	0	0	0	1	4	
PH7									6	

Table 3-62. Shift Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : RRu1</p> <p>(C) : Effective address (shift type and shift count)</p> <p>(D) : Effective address (shift type and shift count)</p> <p>(P) : Program address</p> <p>If right shift is specified (shift count is negative) perform the following functions:</p> <p>Set flip-flop FL2</p> <p>(NP26-NP30) \rightarrow (MC1-MC5)</p> <p>P31 \rightarrow FL3</p> <p>If left shift is specified perform following function:</p> <p>(P26-P31) \rightarrow (MC0-MC5)</p> <p>Reset flip-flops CC1 and CC2</p> <p>Clear B-register</p>	<p>S/FL2 = P25 PRE3 + ...</p> <p>R/FL2 = CLEAR + ...</p> <p>MCXNPL1 = P25 PRE3 FASH</p> <p>FASH = OU2 OL5 + ...</p> <p>S/FL3 = PRE3 P31 + ...</p> <p>R/FL3 = N(FUS PH5) N(FUSF PH8)</p> <p>MCXPL2 = FASH PRE3 NP25</p> <p>R/CC1 = FASH NFUMH PRE3 + ...</p> <p>R/CC2 = FAMDS NFUMH PRE3 + ...</p> <p>BX = FAMDS PRE3 + ...</p> <p>FAMDS = OU2 OL5 + ...</p>	<p>Contents of private memory register Ru1. If double register shift is being performed, this is least significant half of number to be shifted. If single register shift is being performed, this number will be destroyed</p> <p>P-register hold reference address during PRE3, but program address is clocked into P-register at PRE3 clock</p> <p>Flip-flop FL2 signifies that right shift is being performed. P25 is a one if shift count is negative</p> <p>If shift count is even, MC1-MC6 hold (SC-2), and FL3 is reset; if shift count is odd, MC1-MC6 hold (SC-1), and FL3 is set</p> <p>MC0-MC5 now hold shift count</p> <p>Reset for PH6 use. CC1 and CC2 remain reset for right shift</p> <p>Zeros are clocked into B-register to clear the register in the event of a single register left shift. B0 is transferred to A31 in this case, and the B-register must therefore contain zeros</p>
			Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	<p>Enable signal (S/SXA)</p> <p>Reset flip-flop NAXRR</p> <p>Branch to PH5</p>	<p>(S/SXA) = FUS PRE3 + ...</p> <p>FUS = PU2 OL5 + ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FUS PRE3 + ...</p> <p>R/NAXRR = ...</p> <p>BRPH5 = FUS PRE3 + ...</p> <p>S/PH5 = BRPH5 NCLEAR + ...</p> <p>R/PH5 = ...</p>	<p>Preset adder for A → S in PH5</p> <p>Preset for transfer of private memory register R to A-register in PH5</p>
PH5 T5L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>If double register shift is being performed, (S0-S31) → (B0-B31)</p> <p>(RR0-RR31) → (A0-A31)</p> <p>Sustain contents of flip-flop FL3</p> <p>Enable signal (S/SXA)</p> <p>If left shift is in effect, perform the following functions:</p> <p>Decrement shift count in MC0-MC5 by one</p> <p>If shift count equals zero, branch to PH7, and request next instruction</p>	<p>Adder logic set at last PREP clock</p> <p>BXS = FUS PH5 D23 + ...</p> <p>AXRR = set at last PREP clock</p> <p>R/FL3 = N(FUS PH5)</p> <p>S/SXA = FASH PH5 + ...</p> <p>MCDC7 = FASH PH5 NFL2 + ...</p> <p>BRPH7 = FASH PH5 NFL2 MCZ</p> <p>MCZ = NMCO NMC1 ... NMC7</p>	<p>If a double register shift is being performed, the contents of private memory registers R and Rul are in the A- and B-registers, respectively. If a single register shift is being performed, the contents of private memory register R are now in the A-register, and the B-register contains all zeros.</p> <p>Flip-flop FL3 is set if the shift count is odd. This data must be saved until PH6</p> <p>Preset adder logic for A → S in PH6</p> <p>MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down-counting starts with MC5. At the PH5 clock MC0-MC5 hold (SC-1)</p> <p>Shifting is not called for by instruction</p>

Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 T5L (Cont.)		S/PH7 = BRPH7 NCLEAR + ... R/PH7 = ... S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FASH PH5 NFL2 MCZ + ... R/MRQ = ...	Core memory request for next instruction in sequence
PH6 T5L	PH6 lasts from one to 63 clocks If a left shift is being performed, the following functions occur during each clock period: Enable signal SFT Enable signal (S/SXA) (A0-A31) → (S0-S31) (S1-S31) ↗ (A0-A30) If a single register circular shift is being performed, A0 ↗ A31; otherwise, B0 ↗ A31 (B1-B31) ↗ (B0-B30) If a double register circular shift is being performed A0 ↗ B31 Decrement the shift count in MC0-MC5 by one	SFT = FASH NIOEN PH6 (S/SXA) = SFT + FASH (S/PH6/IO) + ... (S/PH6/IO) = IOPH1 SW13 NIPH10. NPCP2 (NIOEN + IOB0) Adder logic set at previous clock by (S/SXA) AXSL1 = SFT NFL2 NFSHEX + ... S/A31 = AXSL1 A31EN/1 + ... A31EN/1 = AO FUS D22 ND23 PH6 + BO FAMDS PH6 + ... R/A31 = AXSL1 + ... BXBL1 = SFT NFL2 NFSHEX + ... S/B31 = BXBL1 B31EN/1 + ... B31EN/1 = AO FUS D22 D23 + ... FUS = OU2 OL5 R/B31 = BXBL1 + ... MCDC7 = FASH PH5 NFL2 + ...	Signal SFT signifies that shifting iterations are occurring Preset adder for A → S during next clock period. Signal (S/PH6/IO) is a return to shift iterations from I/O service Output of adder shifted left one bit position B-register contains least significant half of number to be shifted if double register shift or zeros if single register shift B-register shifted left one bit position Most significant bit of A-register brought around in circular fashion MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down-counting starts with MC5 Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 T5L (Cont.)	Toggle flip-flop CC1 as one bits shift through A0	S/CC1 = A0 NCC1 FUS/1 + ... FUS/1 = FUS SFT NFL2 R/CC1 = A0 FUS/1 + ...	CC1 provides an indication of whether an odd or even number of one bits have been shifted out of the A-register Shifting iterations Preset adder for A → S during next clock period Output of adder shifted right two bit positions Single register, circular shift A30, A31 → A0, A1, respectively Double register circular shift B30, B31 → A0, A1, respectively Arithmetic shift. original contents of A0 extended to right as shift is made	
	Set flip-flop CC 2 if overflow into sign bit position	S/CC2 = FUS/1 (A0 + A1) + ... R/CC2 = FAMDS NFUMH PRE3 + ...		
	If an even right shift is being performed, following functions occur during each clock period:			
	Enable signal SFT	SFT = FASH NIOEN PH6		
	Enable signal (S/SXA)	(S/SXA) = SFT + FASH (S/PH6/IO) + ...		
	(A0-A31) → (S0-S31)	Adder logic set at previous clock by (S/SXA)		
	(S0-S29) → (A2-A31)	AXSR2 = SFT FL2 NFL3 NFSHEX + ...		
	Set A0 and A1 according to type and length of shift	S/A0 = S000 AXSR2 + ... R/A0 = AXSR2 + ... S/A1 = S00 AXSR2 + ... R/A1 = AXSR2 + ...		
		S000 = A30 FUS D22 ND23 + ... S00 = A31 FUS D22 ND23 + ...		
		S000 = B30 FUS D22 D23 + ... S00 = B31 FUS D22 D23 + ...		
		S000 = A00 + ... A00 = A0 D21 + ... S00 = A00 + ...		
	If a double register shift is being performed, S30 and S31 are clocked into B0 and B1, respectively	S/B0 = BXBR2 S30/1 + ... BXBR2 = FL2 NFL3 NFSHEX SFT + ... S/30/1 = B0001EN/1 FL1 + ... B0001EN/1 = FASH D23 + ...		
				Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	<p>(B0-B29) \rightarrow (B2-B31) Decrement shift count in MC1-MC6 by two</p> <p>If an odd right shift is being performed, the following functions occur during the first clock period:</p> <p>Enable signal SFT Enable signal (S/SXA)</p> <p>(A0-A31) \rightarrow (S0-S31) (S0-S30) \rightarrow (A1-A31)</p> <p>Set A0 according to type and length of shift</p> <p>If a double register shift is being performed, S31 is clocked into B0</p> <p>(B0-B30) \rightarrow (B1-B31) Decrement the shift count in MC1-MC6 by two</p>	<p>R/B0 = BXBR2 + ... S/B1 = S31/1 BXBR2 + ... S31/1 = B0001EN/1 S31 + ... R/B1 = BXBR2 + ... BXBR2 = FL2 NFL3 NFSHEX SFT + ... MCDC7 = SFT BRP + ...</p> <p>SFT = FASH NIOEN PH6 (S/SXA) = SFT + FASH (S/PH6/I0) + ...</p> <p>Adder logic set at previous clock by (S/SXA)</p> <p>AXSR1 = SFT FL2 FL3 + ...</p> <p>S/A0 = S00 AXSR1 + ... S00 = A31 FUS D22 ND23 + ... S00 = B31 FUS D22 D23 + ... S00 = A00 + ... A00 = A0 D21 + ... R/A0 = AXSR1 + ...</p> <p>S/B0 = S31/1 BXBR1 + ... S31/1 = B0001EN/1 S31 + ... B0001EN/1 = FASH D23 + ... BXBR1 = FL2 FL3 SFT R/B0 = BXBR1 + ... BXBR1 = FL2 FL3 SFT MCDC7 = SFT BRP + ...</p>	<p>MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down-counting starts with MC5, thereby decrementing shift count by two</p> <p>Shifting iterations Preset adder for A \rightarrow S during next clock period</p> <p>Output of adder shifted right one bit position</p> <p>Single register circular shift. A31 \rightarrow A0 Double register circular shift. B31 \rightarrow A0 Arithmetic shift. A0 extended to right</p> <p>MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down-counting starts with MC5, thereby decrementing shift count by two</p>
			Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	Reset flip-flop FL3	R/FL3 = N(FUS PH5 + FUSF PH8)	Resetting FL3 indicates that the one odd shift has been performed. Shifting henceforth will be by two's
	During each succeeding clock period, the functions described under the even right shift are performed, with the shift count decremented by two and the number shifted right two bit positions for each clock period		
	Sustain PH6 if the shift count does not equal zero, and an I/O service call is not pending	BRPH6 = FAMDS NFSHEX PH6 NBRPH10 NMCZ + ... MCZ = (MC0 MC1 ... MC7)	Signal MCZ is true when shift count reaches zero
	If an I/O service call is in effect and the shift count is four or above (at least two more shifts to be performed), inhibit setting PH6, complete the I/O operation, and set PH6 to complete the shifting	S/PH6 = BRPH6 NIOEN NCLEAR + ... IOEN = IOSC IOEN6 NIOINH + ... S/IOSC = SC NSCINH IOPOP IOEN6 = FAMDS NFPRR NFSHEX IOEN6/1 PH6 NDIOEXIT NMC0005Z = NMC0005Z NFADIV CC2 NEWDM = MC0 + MC1 + ... + MC5 NIOINH = N(ADNH PH6 + AB0 PH6 + INTRAP NPCP2)	I/O enable Set at previous clock I/O enable, phase 6 Not I/O inhibit
	If the shift count is zero, perform the following functions:	R/PH6 = ...	
	Disable signal BRPH6	NBRPH6 = MCZ + ...	
	Branch to PH7	S/PH7 = PH6 NBR NIOEN + ... NBR = NBRPH6 ... R/PH7 = ...	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NBRPH6 NIOEN + ...	Memory request for next instruction in sequence
	Set flip-flop RW	R/MRQ = ... S/RW = SFT FUS MCZ + ... R/RW = ...	Set to transfer the result of the shift to private memory register R
			Mnemonic: S (25, A5)

(Continued)

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T8L	One clock long (A0-A31) → (S0-S31) → (RW0-RW31) Reset flip-flop NLR31F Reset flip-flop NSXBF If double register shift is being performed, set flip-flop RW Set flip-flop DRQ Branch to PH10 Enable clock T8L	<p>Adder logic set at last PH6 clock $RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{set at last PH6 clock}$</p> <p>$S/NLR31F = N(S/LR31)$ $(S/LR31) = FUS\ PH7 + \dots$ $R/NLR31F = \dots$</p> <p>$S/NSXBF = N(S/SXB)$ $(S/SXB) = FASH\ PH7 + \dots$ $R/NSXBF = \dots$</p> <p>$S/RW = FUS\ PH7\ D23\ NR31 + \dots$ $R/RW = \dots$</p> <p>$S/DRQ = BRPH10\ NCLEAR + \dots$ $R/DRQ = \dots$</p> <p>$BRPH10 = FUS\ PH7 + \dots$ $S/PH10 = BRPH10\ NCLEAR + \dots$ $R/PH10 = \dots$</p> <p>$T8EN = NT5EN\ NT11L$ $N(SXADD/1\ RW)$ $N(RW\ REU)\ N(REU\ AXRR)$ $NT5EN = RW + \dots$</p>	<p>Transfer most significant word of result to private memory register R</p> <p>Force a one on private memory address line LR31 during PH10 to select private memory register Ru1</p> <p>Preset logic for B → S in PH10</p> <p>If the R field of the instruction word is odd, R31 inhibits storing the least significant word of the result in private memory register R. The R-register contains the most significant word of the result at the end of the instruction in this case</p> <p>Inhibits transmission of another clock until data release signal is received from core memory</p> <p>T5 is disabled by signal RW</p>
PH10 DR	(B0-B31) → (S0-S31) → (RW0-RW31) ENDE functions	<p>$SXB = NDIS\ SXBF + \dots$ $SXBF = \text{Set at PH7 clock}$ $RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{Set at PH7 clock}$</p>	<p>Transfer least significant word of result to private memory register Ru1. This transfer is not made if the R field of the instruction word was odd or if single register shift is in effect</p>
			Mnemonic: S (25, A5)

SHIFT FLOATING (SF; 24, A4). The SF instruction performs a right or left shift operation on a short-format floating point number in private memory register R, or on a long-format floating point number in private memory registers R and Ru1. The shifted result is loaded back into private memory. Both formats of floating point numbers are described in detail in paragraph 3-74.

Right Shift Operations. For a right shift of either a long- or short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the right and the exponent of the number incremented by one. Shifting continues until the number of shifts specified by the instruction have been performed or until the exponent field of the number overflows. The shifted result is loaded back into private memory registers R and Ru1; the exponent and fraction of the result is set to all zeros ("true" zero) if the fraction of the floating point number was zero or became zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been performed. If exponent overflow has occurred, the condition codes are set to 01XX. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, and 10 if the result is positive.

Left Shift Operations. For a left shift of either a long- or short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the left, and the exponent of the number is decremented by one. Shifting continues until the number of shifts specified by the instruction have been performed, until the number is normalized (significance in the most significant hexadecimal digit of the fraction), or until the exponent field underflows. The shifted result is then loaded back into private memory. The result is set equal to true zero if the fraction of the floating point number was zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been completed. If the fraction is normalized, the condition code settings are 1XXX. Exponent underflow produces settings of X1XX. Exponent underflow and normalization can appear simultaneously. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, or 10 if the result is positive.

Short and Long Formats. If bit position 23 in the instruction word or indirectly addressed word is a zero, the contents of private memory register R are treated as a short-format floating point number. If bit position 23 is a one, the contents of private memory registers R and Ru1 are treated as a long-format floating point number.

Amount and Direction of Shift. The amount and direction of shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign position. If bit position 25 is a zero, bits 25 through 31 are a positive

quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of shift is determined by the absolute value of the shift count. The shift count specifies the number of hexadecimal shifts of the fraction to be performed.

Examples. Examples of a short-format right shift and a short-format left shift are shown in figure 3-162.

Implementation of the Shift Floating Instruction. Figure 3-163 shows the basic implementation of a left shift. The shift count is transferred from the P-register to bit positions 0 through 5 of the macro-counter. MC0 through MC7 now hold four times the shift count. If a short format shift is to be performed, the absolute value of the short-format floating point number in the R-register is transferred to the A-register and zeros are transferred to the B-register. If a long-format floating point shift is to be performed, the absolute value of both the R and Ru1 registers is transferred to the A- and B-registers. The A- and B-registers are treated as a single register during shifting operations.

The fraction of the floating point number is contained in A8 through A31 for a short-format shift, or A8 through B31 for a long-format shift. The exponent of the number is in A1 through A7; these seven bits are isolated from the remainder of the A- and B-registers. A0 contains a zero. The fraction in the A- and B-registers is shifted left one bit at a time, and the macro-counter is decremented one count with each shift (effectively decrementing the shift count by one-quarter with each shift; the total number of shifts performed must be a multiple of four). The exponent field in A1 through A7 is decremented by one count for every four shifts, since the fraction has been increased by a factor of 16 and the exponent must be reduced to restore the original magnitude of the floating point number.

When the shift count has been reduced to zero, when the fraction of the floating point number has been normalized (a one bit in A8 through A11), or when the exponent field underflows (ones in A0 through A7), shifting stops. The shifted result is corrected to its original sign and transferred back into private memory. If the fraction of the floating point number was originally zero, the floating point number is changed to true zero before the transfer is made.

Figure 3-164 shows the basic implementation of a right shift. The shift count is in the P-register in two's complement form. The shift count is transferred to the macro-counter as follows: bits 26 through 30 are inverted and transferred to MC1 through MC6. A one is forced into MC7. The macro-counter now holds twice the shift count minus one. The floating point number is transferred to the A- and B-registers as in the left shift. The fraction in the A- and B-registers is shifted right two bits at a time with each shift (effectively decrementing the shift count by one-half with each shift; the total number of shifts performed must be a multiple of two). The exponent is incremented by one count with every two shifts to compensate for shifting the fraction. The

fraction of the number is reduced by a factor of 16 with each two shifts effected. The two least significant bits of the fraction are lost with each shift.

When the shift count is reduced to zero, when the exponent field overflows (a one in A0), or when the fraction of the number goes to zero, shifting stops. The shifted result is corrected to its original sign and transferred back into

private memory. If the fraction of the floating point number was originally zero or became zero, the floating point number is changed to true zero before the transfer is made.

Shift Floating Phase Sequences. Preparation phases for the SF instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-63 lists the detailed logic sequence during all SF execution phases.





Figure 3-162. Shift Floating Examples



Figure 3-163. Implementation of Left Shift Floating



901172A.3145

901172

Figure 3-164. Implementation of Right Shift Flooding



901172A.3146

901172

Table 3-63. Shift Floating Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : RR</p> <p>(C) : Effective address (shift type and shift count)</p> <p>(D) : Effective address (shift type and shift count)</p> <p>(P) : Program address</p> <p>If right shift is specified (shift count is negative), perform the following functions:</p> <p>Set flip-flop FL2</p> <p>(NP26-NP31) \rightarrow (MC1-MC6) One \rightarrow MC7</p> <p>If left shift is specified, perform the following functions:</p> <p>(P26-P31) \rightarrow (MC0-MC5)</p> <p>Set flip-flop FL1 if floating point number to be shifted is negative</p> <p>Clear B-register</p> <p>Reset flip-flops CC1 and CC2</p>	<p>S/FL2 = P25 PRE3 + ...</p> <p>R/FL2 = CLEAR + ...</p> <p>MCXNPL1 = P25 PRE3 FASH</p> <p>S/MC7 = FUSF MCXNPL1 + ...</p> <p>R/MC7 = MCDC7 NFUS + ...</p> <p>MCXPL2 = FASH PRE3 NP25</p> <p>S/FL1 = PRE3 RRO + ...</p> <p>R/FL1 = CLEAR + ...</p> <p>BX = FAMDS PRE3 + ...</p> <p>R/CC1 = FASH NFUMH PRE3 + ...</p> <p>R/CC2 = FAMDS NFUMH PRE3 + ...</p>	<p>Contents of private memory register R. If long-format shift is being performed, this number will be destroyed in PH3. If short-format shift, this is entire floating point number</p> <p>P-register holds reference address during PRE3, but program address is clocked into P-register at PRE3 clock</p> <p>Flip-flop FL2 specifies that right shift is being performed. P25 is a one if shift count is negative</p> <p>MC1-MC7 now contain (2 shift count - 1). Shifting in PH6 will be two bit positions at a time</p> <p>MC0-MC7 now contain (4 shift count)</p> <p>Store sign of floating point number to be shifted</p> <p>Zeros are clocked into B-register to clear the register in the event of a short-format left shift. B0 is transferred to A31 in this case, and the B-register must therefore contain zeros</p> <p>Reset for PH6 use</p>
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	If long-format floating point shift is being performed, perform the following functions:		
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = PRE3 FUSF ND23 + ... R/NAXRR = ...	Prepare to read least significant half of floating point number
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = PRE3 FUSF ND23 + ... R/NLR31F = ...	Force a one on private memory address line LR31 during next phase
	Branch to PH3	BRPH3 = FAMDS PRE/34 NBRPH5 NANLZ + ... S/PH3 = BRPH3 NCLEAR + ... R/PH3 = ...	
	If short-format floating point shift is being performed, perform the following functions:		
	Enable signal (S/SXMA)	(S/SXMA) = FUSF PRE3 ND23 + ...	Preset adder for $-A \rightarrow S$ during next phase. Used if floating point number is negative
Branch to PH5	BRPH5 = FUSF PRE3 ND23 + ... S/PH5 = BRPH5 NCLEAR + ... R/PH5 = ...	PH3 and PH4 operations involve obtaining the most significant word of the long-format floating point number	
PH3 T5L	One clock long. Entered only for long-format shift (RR0-RR31) \rightarrow (A0-A31)	AXRR = Set at last PREP clock	Transfer least significant word of long-format number to A-register
	If long-format floating point number is even, enable signal (S/SXA); if odd, enable signal (S/SXMA)	(S/SXA) = NFL1 (S/SX/FL1) + ... (S/SX/FL1) = FUSF D23 PH3 + ... (S/SXMA) = FL1 (S/SX/FL1) + ...	Preset adder to gate absolute value of least significant word of floating point number to sum bus
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) + ... (S/AXRR) = FUSF D23 PH3 + ... R/NAXRR = ...	Prepare to read most significant half of floating point number from private memory register R
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L	<p>One clock long. Entered only for long-format shift</p> <p>If floating point number is positive, (A0-A31) \rightarrow (S0-S31)</p> <p>If floating point number is negative, -(A0-A31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (B0-B31)</p> <p>If long-format floating point number is even, enable signal (S/SXA); if odd, enable signal (S/SXMA), and reset flip-flop NK31 if end carry</p> <p>(RR0-RR31) \rightarrow (A0-A31)</p>	<p>Adder logic set at PH3 clock</p> <p>Adder logic set at PH3 clock</p> <p>BXS = FUSF D23 PH4 + ...</p> <p>(S/SXA) = NFL1 (S/SX/FL1) + ... (S/SX/FL1) = FUSF D23 PH4 + ... (S/SXMA) = FL1 (S/SX/FL1) + ...</p> <p>S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1) (S/K31) = (S/SXMA) + ... (S/K31/1) = K00 (S/K31/3) + ... (S/K31/3) = High during SF R/NK31 = ...</p> <p>AXRR = Set at PH3 clock</p>	<p>Transfer absolute value of least significant half of floating point number to sum bus</p> <p>Transfer absolute value of least significant half of floating point number to sum bus</p> <p>Transfer absolute value of least significant half of floating point number to B-register</p> <p>Preset adder to gate absolute value of most significant word of floating point number to sum bus</p> <p>Setting K31 effectively provides a carry to most significant word of the floating point number as it is complemented in PH5. If no end carry exists, K31 will be reset for PH5</p> <p>Transfer most significant half of floating point number to A-register</p>
PH5 T5L	<p>One clock long</p> <p>If short-format shift is being implemented, perform the following functions:</p> <p>-(A0-A31) \rightarrow (S0-S31)</p> <p>If floating point number to be shifted is negative, (S0-S31) \rightarrow (A0-A31)</p>	<p>Adder logic set at last PREP clock</p> <p>AXS = FUSF PH5 FL1 + ...</p>	<p>If the short-format number is positive, the negated result will not be transferred back to A-register. If the short-format number is negative, the negated result replaces original number. A-register now contains absolute value of original floating point number</p>
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 T5L (Cont.)	<p>If long-format shift is being implemented, perform the following functions:</p> <p>If long-format floating point number is positive, (A0-A31) → (S0-S31)</p> <p>If long-format floating point number is negative, (NA0-NA31) + K31 → (S0-S31) → (A0-A31)</p> <p>Enable signal (S/SXA)</p> <p>If left shift is being implemented, decrement count in macro-counter by one</p> <p>If shift count equals zero, branch to PH7 and request next instruction</p>	<p>Adder logic set at PH4 clock</p> <p>Adder logic set at PH4 clock</p> <p>AXS = FUSF PH5 FL1 + ...</p> <p>(S/SXA) = FASH PH5 + ...</p> <p>MCDC7 = FASH PH5 NFL2 + ...</p> <p>BRPH7 = FASH PH5 NFL2 MCZ</p> <p>S/PH7 = BRPH7 NCLEAR + ...</p> <p>R/PH7 = ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FASH PH5 NFL2 MCZ + ...</p> <p>R/MRQ = ...</p>	<p>Insignificant action. Original floating point number in A and B remains unchanged</p> <p>Absolute value of original long-format floating point number is now in A- and B-registers</p> <p>Preset adder for A → S in PH6</p> <p>Precount shift count towards zero. MC6 and MC7 hold 11 at end of PH5 if left shift</p> <p>Shifting is not called for by instruction</p> <p>Core memory request for next instruction in sequence</p>
PH6 T5L	<p>Length of PH6 determined by shift count, exponent value, normalization, etc. If left shift is being performed, the following functions occur during each clock period:</p> <p>Enable signals FUSF/1 and SFT</p> <p>Enable signal (S/SXA)</p> <p>Zeros → (S0-S7)</p>	<p>FUSF/1 = FUSF NIOEN PH6 + ...</p> <p>SFT = FASH NIOEN PH6</p> <p>(S/SXA) = SFT + FASH (S/PH6/IO) + ...</p> <p>S/PH6/IO = IOPH1 SW13 NIPH10 NPCP2 (NIOEN + IOB0)</p> <p>NPRXAD/0 = FUSF/1 NDIS + ...</p> <p>NPRXAND/0 = FUSF/1 NDIS + ...</p>	<p>Signal SFT signifies that shifting iterations are occurring</p> <p>Preset adder for A → S during next clock period. Signal (S/PH6/IO) is a return to shift iterations from I/O service</p> <p>NPRXAD and NPRXAND effectively disable adder logic so that S0-S7 are always zeros</p>
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	(A8-A31) → (S8-S31)	Adder logic set at previous clock by (S/SXA)	Output of adder shifted left one bit position. S8 will always be zero because shifting will stop with normalization of number; A7 is consequently never set as a result of shift B-register contains the least significant word of long-format floating point number, or zeros if a short-format shift is in effect B-register shifted left one bit position The exponent is decremented after every four shifts to compensate for shifting (the size of the number has effectively been increased by a factor of 16 due to shifting) The original shift count (specifying the number of hexadecimal digit positions to be shifted) is decremented by one-quarter at each clock Signal SFT signifies that shifting iterations are occurring Preset adder for A → S during next clock period. Signal (S/PH6/IO) is a return to shift iterations from I/O service
	(S8-S31) → (A7-A30)	AXSL1 = NFSHEX NFL2 SFT + ...	
	B0 → A31	S/A31 = AXSL1 A31EN/1 + ... A31EN/1 = B0 FAMDS PH6 + ... R/A31 = AXSL1 + ...	
	(B1-B31) → (B0-B30)	BXBL1 = SFT NFL2 NFSHEX + ...	
	Zero → B31 Decrement exponent by one on fourth clock of PH6 and every fourth clock thereafter	ADC7 = FUSF/1 NFL2 NMC6 NMC7	
	Decrement shift count in MC0-MC7 by one	MCDC7 = SFT BRP + ...	
	If a right shift is being performed, the following functions occur during each clock period:		
	Enable signals FUSF/1 and SFT	FUSF/1 = FUSF NIOEN PH6 + ... SFT = FASH NIOEN PH6	
	Enable signal (S/SXA)	(S/SXA) = SFT + FASH (S/PH6/IO) + ... (S/PH6/IO) = IOPH1 SW13 NIPH10 NPCP2 (NIOEN + IOB0)	

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 T5L (Cont.)	Zeros → (S0-S7)	NPRXAD/0 = FUSF/1 NDIS + ... NPRXAND/0 = FUSF/1 NDIS + ...	NPRXAD and NPRXAND effectively disable adder logic so that S0-S7 are always zeros	
	(A8-A31) → (S8-S31)	Adder logic set at previous clock by (S/SXA)		
	(S8-S31) → (A10-A31)	AXSR2 = NFSHEX FL2 NFL3 SFT + ...	Output of adder shifted right two bit positions. A8 and A9 will always be reset, since zeros are present on S6 and S7	
	If a long-format shift is being performed, S30, S31 → B0, B1 Otherwise, zeros → B0, B1	S/B0 = S31/1 BXBR2 + ... S30/1 = S30 B0001EN/1 + ... B0001EN/1 = FASH D23 + ... R/B0 = BXBR2 + ... S/B1 = S31/1 BXBR2 + ... S31/1 = S31 B0001EN/1 + ... R/B1 = BXBR2 + ...		
	(B0-B29) → (B2-B31)	BXBR2 = FL2 NFL3 NFSHEX SFT + ...	NFL3 applies to fixed point shift only	
	Increment exponent by one on second clock of PH6 and every second clock thereafter	AUC7 = NCC2 FL2 FUSF/1 NMC7	Exponent incremented after every two shifts to compensate for shifting (size of number has been effectively decreased by a factor of 16 due to shifting)	
	Decrement shift count in MC1-MC7 by one	MCDC7 = SFT BRP + ...	The original shift count (specifying number of hexadecimal digit positions to be shifted) is decremented by one-half at each clock	
	Sustain PH6 until shift count reaches zero or until normalization occurs on left shift, providing none of following conditions exist:	BRPH6 = FAMDS PH6 NMCZ NFSHEX NBRPH10 MCZ = NMC0 NMC1 ... NMC7 FSHEX = FUSF (FNORM + A0 + FL3) S/PH6 = BRPH6 NIOEN NCLEAR + ... R/PH6 = ...		
	a. Exponent overflow or underflow b. Fraction equal to zero c. I/O service call pending			
				Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH6 T5L (Cont.)	If an I/O service call is in effect and more shifts are to be performed (macro-counter holds a count of four or above, and signal FSHEX is false), inhibit setting PH6, complete I/O operation, and then set PH6 to complete shifting	S/PH6 = BRPH6 NIOEN NCLEAR + ...	I/O enable Set at previous clock I/O enable, phase 6	
		IOEN = IOSC IOEN6 NIOINH + ...		
		S/IOSC = SC NSCINH IOPOP		
		IOEN6 = FAMDS NFPRR NFSHEX IOEN6/1 PH6 NDIOEXIT		
		IOEN6/1 = NMC0005Z N(FADIV CC2) NEWDM		
		NMC0005Z = MC0 + MC1 + ... + MC5		
		NIONH = N(ADNH PH6 + ABO PH6 + INTRAP NPCP2)		Not I/O inhibit
	R/PH6 = ...			
	If shift count equals zero or signal FSHEX is true, and no I/O service call is pending, perform the following operations:			
		Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAMDS PH6 NIOEN NBRPH6 + ... R/MRQ = ...	Core memory request for next instruction in sequence
	Set flip-flop CC1 if fraction is normalized on left shift	S/CC1 = FUSF/1 FNORM + ... FNORM = (A8 + A9 + A10 + A11) MC6 MC7 NFL2 R/CC1 = FASH NFUMH PRE3 + ...		
	Set flip-flop FL3 if fraction equals zero	S/FL3 = FUSF/1 N(S0 + S1 + ... + S31) N(B0 + B1 + ... + B31) R/FL3 = N(FUSF PH8 + FUS PH5)		
	Set flip-flop CC2 if exponent underflow or overflow has occurred	S/CC2 = FUSF/1 A0 + ... R/CC2 = FUSF PH8 FL3 NFUMH + ...	Exponent overflow occurs if value in exponent field is incremented over 127. Exponent underflow occurs if value is decremented below zero	
Disable signal BRPH6 and branch to PH7	NBRPH6 = MCZ + FSHEX + ...	Signal NBR is true when BRPH6 is disabled		
	S/PH7 = PH6 NBR NIOEN + ...			
	R/PH7 = ...			
			Mnemonic: SF (24, A4)	

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T5L	<p>One clock long</p> <p>Reset flip-flop NSXBF</p> <p>Reset A0 to clear possible exponent overflow or underflow</p> <p>Set flip-flop FL3 if fraction equals zero</p> <p>Set flip-flop CC1 if fraction is normalized on left shift</p> <p>Set flip-flop CC2 if exponent overflow or underflow has occurred</p>	<p>S/NSXBF = N(S/SXB)</p> <p>(S/SXB) = FASH PH7 + ...</p> <p>R/NSXBF = ...</p> <p>R/A0 = FUSF/1 + ...</p> <p>FUSF/1 = FUSF NIOEN PH7 + ...</p> <p>S/FL3 = FUSF/1 N(S0 + S1 + ... + S31)</p> <p>N(B0 + B1 + ... + B31)</p> <p>R/FL3 = (R/FL3)</p> <p>(R/FL3) = FUSF PH8 + ...</p> <p>S/CC1 = FUSF/1 FNORM + ...</p> <p>FNORM = (A8 + A9 + A10 + A11)</p> <p>MC6 MC7 NFL2</p> <p>R/CC1 = FASH NFUMH PRE3 + ...</p> <p>S/CC2 = FUSF/1 A0 + ...</p> <p>R/CC2 = FUSF PH8 FL3 NFUMH + ...</p>	<p>Preset logic for B → S in PH7</p> <p>Fraction may have gone to zero on last shift of PH6</p> <p>Fraction may have been normalized on last shift of PH6</p> <p>Overflow or underflow may have occurred on last shift of PH6</p>
PH8 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31) → (D0-D31)</p> <p>If original floating point number was positive, enable signal (S/SXD). If original floating point number was negative, enable signal (S/SXMD), and reset flip-flop NK31</p> <p>Reset flip-flop NLR31F</p>	<p>SXB = NDIS SXBF + ...</p> <p>SXBF = Set at PH7 clock</p> <p>DXS = FUSF PH8 + ...</p> <p>(S/SXD) = FUSF PH8 NFL1 + ...</p> <p>(S/SXMD) = FUSF PH8 FL1 + ...</p> <p>S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1)</p> <p>(S/K31) = (S/SXMD) + ...</p> <p>(S/K31/1) = (S/K31/2) (S/K31/3) + ...</p> <p>(S/K31/2) = High during Sf</p> <p>(S/K31/3) = High during SF</p> <p>R/NK31 = ...</p> <p>S/NLR31F = N(S/LR31)</p> <p>(S/LR31) = FUSF PH8 + ...</p> <p>R/NLR31F = ...</p>	<p>Least significant word of shifted result transferred to D-register. This quantity is all zeros if a short-format shift is in effect</p> <p>Take correct value of the shifted result in PH9 and PH10</p> <p>Force a one on private memory address line LR31 during PH9 to select private memory register Ru1</p>
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 T5L (Cont.)	<p>If long-format shift is being performed, set flip-flop RW</p> <p>If fraction is zero, perform the following operations:</p> <p>Set flip-flop CC1 if left shift</p> <p>Reset flip-flop CC2</p> <p>Sustain the state of flip-flop FL3</p>	<p>S/RW = FUSF PH8 D23 + ...</p> <p>R/RW = ...</p> <p>S/CC1 = FUSF PH8 NFL2 FL3 + ...</p> <p>R/CC1 = FASH NFUMH PRE3 + ...</p> <p>R/CC2 = FUSF PH8 FL3 + ...</p> <p>R/FL3 = N(FUSF PH8) + ...</p>	<p>Prepare to write least significant word of shifted result into private memory register Ru1</p> <p>A zero fraction is considered to be normalized</p> <p>Cancel a possible exponent underflow or overflow indication. Result is true zero</p> <p>FL3 indicates a fraction of zero. This data is needed in PH9</p>
PH9 T8L	<p>One clock long</p> <p>If original floating point number was positive, (D0-D31) → (S0-S31)</p> <p>If original floating point number was negative, (ND0-ND31) + K31 → (S0-S31)</p> <p>If long-format shift, (S0-S31) → (RW0-RW31)</p> <p>Set K31 if end carry resulted from (S/SXMD) operation</p> <p>Set flip-flop RW</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at PH8 clock by (S/SXD)</p> <p>Adder logic set at PH8 clock by (S/SXMD)</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH8 clock</p> <p>S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1)</p> <p>(S/K31) = (S/SXMD) + ...</p> <p>(S/K31/1) = K00 (S/K31/3) + ...</p> <p>(S/K31/3) = High during SF</p> <p>R/NK31 = ...</p> <p>S/RW = FAMDS PH9 + ...</p> <p>R/RW = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = PH9 + ...</p> <p>R/DRQ = ...</p>	<p>Transfer corrected shifted result to private memory register Ru1</p> <p>Provide carry to most significant word of result in PH10</p> <p>Prepare to write most significant word of result into private memory register R (complete result if short-format shift is being performed)</p> <p>Inhibits transmission of another clock until data release signal is received from core memory</p>
			Mnemonic: SF (24, A4)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T8L (Cont.)	<p>Enable clock T8 if short-format shift</p> <p>Enable clock T11 if long-format shift</p> <p>If fraction is not zero, perform the following operations:</p> <p>If original floating point number was positive, enable signal (S/SXA). If original floating point number was negative, enable signal (S/SXMD) and do not set K31 unless end carry is present</p>	<p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p> <p>NT8EN = SXADD/1 RW + ...</p> <p>(S/SXA) = NFL1 (S/SX/FL1) + ...</p> <p>(S/SX/FL1) = FUSF PH9 NFL3 + ...</p> <p>(S/SXMD) = FL1 (S/SX/FL1) + ...</p>	<p>T5 is disabled by signal SXADD/1</p> <p>Take correct value of most significant word of shifted result in PH10. If FL3 is set, zeros will be gated to sum bus in PH10</p>
PH10 DR	<p>Sustained until data release</p> <p>If original floating point number was positive (A0-A31) → (S0-S31)</p> <p>If original floating point number was negative (NA0-NA31) + K31 → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>Set flip-flop CC3 if the result of the shift was greater than zero. Otherwise, reset CC3</p> <p>Set flip-flop CC4 if shift result was less than zero. Otherwise, reset CC4</p> <p>ENDE functions</p>	<p>Adder logic set at PH9 clock by (S/SXA)</p> <p>Adder logic set at PH9 clock by (S/SXMD)</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH9 clock</p> <p>S/CC3 = SGTZ TESTS + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) + (B0 + B1 + ... + B31) + (NS0 NFACOMP) + ...</p> <p>TESTS = FUSF ENDE + ...</p> <p>R/CC3 = TESTS + ...</p> <p>S/CC4 = (S/CC4/2) TESTS + ...</p> <p>(S/CC4/2) = S0 NFACOMP + ...</p> <p>R/CC4 = TESTS + ...</p>	<p>Transfer corrected shifted result to private memory register R. Zeros are transferred if fraction is zero (floating point number has been changed to true zero)</p> <p>B-register contains least significant word of shifted result</p>
			Mnemonic: SF (24, A4)

3-74 Family of Floating Point Instructions

GENERAL. Implemented floating point instructions can be used to add, subtract, multiply, and divide floating point numbers. Floating point instructions are implemented by the addition of the floating point option to the Sigma 5 computer system. If the floating point option is not present in the system, and execution of a floating point instruction is attempted, the computer will abort execution of the instruction. A trap to memory location X'41' (65₁₀), the unimplemented instruction trap location, will result.

The following instructions are included in the floating point option:

Instruction	Mnemonic	Opcode
Floating Add, Short	FAS	3D, BD
Floating Add, Long	FAL	1D, 9D
Floating Subtract, Short	FSS	3C, BC
Floating Subtract, Long	FSL	1C, 9C
Floating Multiply, Short	FMS	3F, BF
Floating Multiply, Long	FML	1F, 9F
Floating Divide, Short	FDS	3E, BE
Floating Divide, Long	FDL	1E, 9E

FLOATING POINT HARDWARE. The floating point option of the Sigma 5 computer consists of additional modules that

supplement the CPU logic. The assembly is called the floating point box since it is physically separate from the main CPU logic. Registers and logic in the floating point box are very similar to the main CPU logic.

Note


Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.

FLOATING POINT FORMATS. There are two floating point number formats for the Sigma 5 computer, short and long. Both are shown in figure 3-165. The short format is made up of a sign bit, bit 0; an excess-64 biased exponent, bits 1 through 7; and a 24-bit mantissa, bits 8 through 31. The long format adds 32 bits of lower significance to the mantissa.

A floating point number in the Sigma 5 has the following form:


$$\text{Floating Point Number} = S(M \times 16^E)$$

S represents the sign bit of the number, bit 0. If the sign bit is a zero, the number is positive and in true form. If the sign bit is a one, the entire number is in two's complement form. M is the mantissa of 24 or 56 bits. The mantissa is a fraction with the binary point immediately before bit position 8. E is the exponent, with the bias of 64 removed. The term "inverted" refers to the exponent in a negative



901172A. 3151

Figure 3-165. Floating Point Number Formats



901172A. 3152

Figure 3-166. Floating Point Number Example

floating point number; the exponent must be uninverted before bias is removed.

The largest positive mantissa has all ones in the mantissa field of the floating point number, representing a quantity of $(1-2^{-24})$ or $(1-2^{-56})$. The smallest positive mantissa is all zeros, representing a quantity of zero. The largest mantissa in a negative floating point number is all zeros with a one in the least significant bit, $-(1-2^{-24})$ or $-(1-2^{-56})$; the smallest bit is a mantissa of all ones, $-(2^{-24})$ or $-(2^{-56})$.

The sign bit and the exponent field of the floating point number, taken together, represent an excess-64, signed, exponent quantity. For example, if a positive floating point number has an exponent field of 1111111_2 , the excess-64, signed quantity represented is 1111111_2 , or +127. If the bias is removed by subtracting 64, the result is 0011111_2 or +63. In this manner the exponent of a floating point number may be treated as a separate entity in arithmetic operations with other exponents. As another example, consider an exponent of 0111101_2 in a positive number. The exponent 0111101_2 in this number represents

$00111101_2 - 01000000_2 = 11111101_2$, or -3. Exponents in negative floating point numbers are inverted form. The exponent 1000010_2 in a negative number, when inverted, becomes 00111101_2 . When bias is removed, the result is $00111101_2 - 01000000_2 = 11111101_2$, or -3.

EXAMPLES OF FLOATING POINT NUMBERS. Examples of a positive and a negative floating point number with an explanation of the fields and conversion are shown in figure 3-166.

NORMALIZATION. A floating point number is said to be normalized if the absolute value of the mantissa is less than one but greater than 1/16. The mantissa of a positive floating point number must have a one somewhere in the four most significant bits (most significant hexadecimal digit must be nonzero) for the number to be normalized. A negative number is in two's complement form; a negative floating point number, therefore, must have a zero in the four most significant bits or have all ones in the four most significant bits and zeros in the remaining digits.

The negative floating point number 1XXXXXXXX00 is illegal, as the absolute value of this number is equal to one.

Normalization of a floating point number takes place as follows: the mantissa is shifted one hexadecimal place to the left. The exponent is decremented by one to compensate for the shift. Left shifting and decrementing of the fraction continues until the absolute value of the mantissa is greater than or equal to 1/16. Normalization is illustrated in figure 3-167.

A floating point number is said to be simple-normalized if it is the range of $+1/16 \leq N < 1$ or $-1 \leq N < -1/16$. Simple-normalized numbers are permissible only in the hardware while a floating point instruction is being implemented, and are not legal in memory.

FLOATING POINT MODE CONTROL BITS. Three bits in PSWT of the program status doubleword control performance of floating point instructions.

Floating Point Addition and Subtraction. FN, floating normalize, is significant only during floating point additions and subtractions. If FN is a zero, the results of additions and subtractions are to be postnormalized. If exponent underflow occurs, if the result is zero, or if more than two hexadecimal shifts are required for normalization, floating mode bits FS and FZ determine the resultant action. If FN is a one, postnormalization is inhibited and FS and FZ are ignored.

FZ, floating zero, is significant during additions or subtractions if FN is a zero. If exponent underflow occurs during floating point addition or subtraction and the FZ bit is a zero, the result is set equal to all zeros, providing there is no trap by the FS bit. If exponent underflow occurs and the FZ bit is a one, the computer traps to location X'44' with the contents of private memory unchanged.

FS, floating significance, is significant during additions or subtractions if FN is a zero. If FS is a zero and the result is zero, the mantissa and exponent of the result are set




Figure 3-167. Normalization of Floating Point Numbers

equal to all zeros. If FS is a one and the result is zero, or more than two hexadecimal shifts are required for normalization of the result, the computer traps to location X'44' with the contents of private memory unchanged.

Exponent overflow unconditionally causes a trap to location X'44' with private memory unchanged.

Floating Point Multiplication and Division. If exponent overflow occurs during a floating multiply or divide or if division by zero is attempted, the computer unconditionally traps to location X'44'. Private memory remains unchanged.

If the FZ bit is a zero and the exponent of the result of a multiplication or division has been reduced below zero (underflow) or if the mantissa of the result is zero, the exponent and mantissa of the result are set equal to all zeros. If FZ is a one and one of these conditions occurs, the computer traps to location X'44'. Private memory remains unchanged.

Condition Code Settings. Condition code settings for the eight floating point instructions are shown in table 3-64.

FLOATING ADD, SHORT (FAS; 3D, BD). FAS adds the effective word and private memory register R. If no floating point arithmetic fault occurs, the sum is loaded into private memory register R.

FLOATING ADD, LONG (FAL; 1D, 9D). FAL adds the effective doubleword and private memory registers R and Ru1. R must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Ru1

FLOATING SUBTRACT, SHORT (FSS; 3C, BC). FSS subtracts the effective word from the contents of private memory register R. If no floating point arithmetic fault occurs, the difference is loaded into private memory register R.


FLOATING SUBTRACT, LONG (FSL; 1C, 9C). FSL subtracts the effective doubleword from the contents of private memory registers R and Ru1. R must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Ru1.

Table 3-64. Floating Point Condition Code Settings

CONDITION CODE	MEANING IF NO TRAP TO LOCATION X'44' OCCURS	MEANING IF TRAP TO LOCATION X'44' OCCURS
1 2 3 4		
0 0 0 0 0 0 0 1 0 0 1 0	$A \times 0, 0/A, \text{ or } -A + A$ ^① with FN=1 } Normal results	* ^② * *
0 1 0 0 0 1 0 1 0 1 1 0	* ^② * *	Divide by zero Overflow, N < 0 Overflow, N > 0 } Always trapped
^③ 0 0 0 0 1 0 0 1 1 0 1 0	$-A + A$ ^① N < 0 N > 0 } > 2 Postnormalizing shifts } FS=0, FN=0, and no underflow	$-A + A$ N < 0 N > 0 } > 2 Postnormalizing shifts } FS=1, FN=0, and no underflow with FZ=1
1 1 0 0 1 1 0 1 1 1 1 0	Underflow with FZ=0 and no trap by FS=1 ^① * *	* Underflow, N < 0 Underflow, N > 0 } FZ = 1
<p>① Result set to true zero</p> <p>② * indicates impossible configurations</p> <p>③ Applies to add and subtract only where FN=0</p>		

FLOATING ADD AND SUBTRACT PHASE SEQUENCE. Preparation phases for FAS and FSS are the same as the general PREP phases for word instructions, paragraph 3-59. Preparation phases for FAL and FSL are the same as the general PREP phases for doubleword instruction, paragraph 3-59.

Figure 3-168 shows the general method of FAS, FAL, FSS, and FSL implementation. The example shown is one of a simplified floating addition. Table 3-65 lists the detailed logic for execution of floating add and floating subtract instructions.



901172A. 3153

Figure 3-168. Floating Add and Subtract Implementation

Table 3-65. FAS, FSS, FAL, FSL Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A): RR</p> <p>(C): Core memory operand MSW (D): Core memory operand MSW</p> <p>Enable signal (S/SXNA)</p> <p>If long format instruction is in effect, perform the following functions:</p> <p>Force a one into P31</p> <p>Set flip-flop MRQ</p> <p>Enable clock T8</p> <p>FPCON → floating point box</p> <p>Set flip-flop PH1</p>	<p style="text-align: center;">Note</p> <p>Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.</p> <p>(S/SXNA) = FAFL PRE/34 + ...</p> <p>PUC31 = FAFL NO2 PRE3 NANLZ + ...</p> <p>S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAFL NO2 NANLZ PRE3 + ...</p> <p>R/MRQ = ...</p> <p>S/NT8L = N(S/T8L) (S/T8L) = FAFL NIOACT NPH10</p> <p>R/NT8L = ...</p> <p>FPCON = FAFL PRE3 + ...</p> <p>S/PH1 = FPCON NPH1</p> <p>R/PH1 = ...</p>	<p>Contents of private memory register R. Most significant word (MSW) of augend</p> <p>MSW of addend</p> <p>MSW of addend</p> <p>Preset adder for -A → S in PH1</p> <p>Prepare to obtain LSW of addend</p> <p>Memory request for LSW of addend. Inhibited if trap because floating point option not present</p> <p>Clocks for remainder of floating point phases are T8 unless I/O service call is in effect (PH6)</p> <p>Start functions in floating point box</p> <p>Sets Box PH1</p>
CPU PH1; Box PH1; T8L	<p>One clock long</p> <p>(NA0-NA31) → (S0-S31)</p> <p>(NS0-NS31) → (FP0-FP31)</p>	<p>Adder logic set at PH1 clock</p> <p>FPXS = NPH8 NDIS</p>	<p>Gate MSW of augend to FP lines</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>



(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH1; Box PH1; T8L (Cont.)	<p><u>FP0</u> → <u>S46, S47</u></p> <p><u>(FP8-FP31)</u> → <u>(S48-S71)</u></p> <p><u>(FP0-FP7)</u> → <u>(S0-S7)</u></p> <p><u>Zeros</u> → <u>(S8-S31)</u></p> <p><u>(S46-S71, S0-S31)</u> → <u>(A46-A71, A0-A31)</u></p> <p><u>D0</u> → <u>FPCON</u> → floating point box</p> <p><u>FPCON</u> → <u>MWN</u></p> <p><u>Clear B-register</u></p> <p><u>Clear E-register</u></p> <p><u>Clear F-register</u></p> <p>If long format instruction is in effect, perform the following functions:</p> <p>Force a one on private memory address line LR31</p> <p>Reset flip-flop NAXRR</p> <p>Enable signal (S/SXND)</p> <p><u>Set flip-flop PH2</u></p>	<p><u>SXFP/U</u> = <u>S4607XFP</u></p> <p><u>S4607XFP</u> = <u>PH1 NFPDIS + ...</u></p> <p><u>SXFP/U</u> = <u>S4607XFP</u></p> <p><u>SXFP/4</u> = <u>S4607XFP + ...</u></p> <p><u>AXS</u> = <u>PH1 + ...</u></p> <p><u>FPCON</u> = <u>FAFL PH1 D0 + ...</u></p> <p><u>S/MWN</u> = <u>FPCON PH1</u></p> <p><u>R/MWN</u> = <u>PH1</u></p> <p><u>BX</u> = <u>PH1 + ...</u></p> <p><u>EX</u> = <u>PH1 + ...</u></p> <p><u>FX</u> = <u>PH1 + ...</u></p> <p><u>(S/LR31)</u> = <u>FAFL NO2 PH1 + ...</u></p> <p><u>S/NAXRR</u> = <u>N(S/AXRR)</u></p> <p><u>(S/AXRR)</u> = <u>FAFL NO2 PH1 + ...</u></p> <p><u>R/NAXRR</u> = <u>...</u></p> <p><u>(S/SXND)</u> = <u>FAFL PH1 + ...</u></p> <p><u>S/PH2</u> = <u>PH1</u></p> <p><u>R/PH2</u> = <u>...</u></p>	<p><u>Sign of augend</u> → <u>S46, S47</u></p> <p><u>Mantissa of augend</u> → <u>(S48-S71)</u></p> <p><u>Exponent of augend</u> → <u>(S0-S7)</u></p> <p><u>No gating term enabled</u></p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>(A): SS 46 47 71 AUG MANTISSA </p> <p> 0 718 31 AUG EXP ZEROS </p> </div> <p style="text-align: right;">901172A. 3154</p> <p>Transfer sign of addend to MWN in floating point box</p> <p>Prepare to obtain LSW of augend</p> <p>Preset logic for RRu1 → A in PH2</p> <p>Preset adder for ND → S in PH2</p> <p><u>Box PH2</u></p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L	One clock long (ND0-ND31) → (S0-S31) (NS0-NS31) → (FP0-FP31) FP0 → S46, S47 (FP8-FP31) → (S48-S71) (FP0-FP7) → (S0-S7) Zeros → (S8-S31) (S46-S71, S0-S31) → (D46-D71, D0-D31) (NA0-NA7) → (F0-F7) If augend is negative (NA0-NA7) → (A0-A7) Set flip-flop A8 Set flip-flop D8 if addend is negative	Adder logic set at PH1 clock FPXS = NPH8 NDIS SXFP/U = S4607XFP S4607XFP = PH2 NFPDIS + ... SXFP/U = S4607XFP SXFP/4 = S4607XFP DXS = PH2 + ... FXNA = PH2 NO6 R/A0 = AX/L AX/L = AXL + ... AXL = PH2 A0 S/A1 = NA1 PH2 A0 ⋮ ⋮ S/A7 = NA7 PH2 A0 R/A1-R/A7 = AX/L S/A8 = PH2 NMUL + ... R/A8 = AX/L S/D8 = PH2 MWN + ... R/D8 = DX/L DX/L = DX + ... DX = PH2 + ...	MSW of addend → FP lines Sign of addend → S46, S47 Mantissa of addend → (S48-S71) Exponent of addend → (S0-S7) No gating term enabled   901172A. 3155 Augend exponent → F-register Uninverted augend exponent → (A0-A7) For PH3 use For PH3 use
			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L (Cont.)	<p><u>Enable signal (S/SXAPD) if addend is negative</u></p> <p><u>Enable signal (S/SXAMD) if addend is positive</u></p> <p><u>If long format instruction is in effect, perform the following functions:</u></p> <p><u>(RR0-RR31) \rightarrow (A0-A31)</u></p> <p><u>Enable signal (S/SXNA)</u></p> <p><u>Set flip-flop DRQ</u></p> <p><u>Set flip-flop PH3</u></p>	<p><u>(S/SXAPD) = (S/SXAPD/1) + ...</u></p> <p><u>(S/SXAPD/1) = PH2 NMUL MWN + ...</u></p> <p><u>(S/SXAMD) = N(S/SXAPD)</u></p> <p><u>(S/SXAMD/2) + ...</u></p> <p><u>(S/SXAMD/2) = PH2 + ...</u></p> <p>AXRR = Set at PH1 clock</p> <p>(S/SXNA) = FAFL PH2 + ...</p> <p>S/DRQ = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = FAFL NO2 PH2 + ...</p> <p>R/DRQ = ...</p> <p>S/PH3 = PH2</p> <p>R/PH3 = ...</p>	<p><u>For exponent arithmetic in PH3</u></p> <p><u>For exponent arithmetic in PH3</u></p> <p>LSW of augend \rightarrow A-register</p> <p>Preset adder for -A \rightarrow S in PH3</p> <p>Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP)</p> <p><u>Box PH3</u></p>
CPU PH3; Box PH3; T8L if short, DR if long	<p><u>One clock long</u></p> <p><u>(A46-A71, A0-A31) \pm</u></p> <p><u>(D46-D71, D0-D31) \rightarrow</u></p> <p><u>(S46-S71, S0-S31)</u></p> <p><u>(S0-S7) \rightarrow (E0-E7)</u></p> <p><u>(NA0-NA31) \rightarrow (S0-S31)</u></p> <p><u>(NS0-NS31) \rightarrow (FP0-FP31)</u></p>	<p><u>Adder logic set at PH2 clock</u></p> <p>S/E0 = S0 PH3 + ...</p> <p>\vdots</p> <p>S/E7 = S7 PH3 + ...</p> <p>R/E0 = EX + ...</p> <p>\vdots</p> <p>R/E7 = EX + ...</p> <p><u>Adder logic set at PH2 clock</u></p> <p>FPXS = NPH8 NDIS</p>	<p><u>(A0-A7) contains uninverted augend exponent.</u></p> <p><u>The adder is set to subtract the uninverted addend exponent from the uninverted augend exponent. D8, set in PH2 if addend negative, effectively adds a one for two's complement of addend exponent</u></p> <p>LSW of augend \rightarrow FP lines if long format instruction. If short format, action is meaningless</p>
<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>			

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH3; Box PH3; T8L if short, DR if long (Cont.)	<p>If long format instruction (FP0-FP31) \rightarrow (A0-A31)</p> <p>If short format instruction Zeros \rightarrow (A0-A31) (MB0-MB31) \rightarrow (C0-C31) \rightarrow (D0-D31) if long format instructions</p> <p>Enable signal (S/SXND)</p> <p>Set flip-flop PH4</p>	<p>AXFP = PH3 NO2</p> <p>DXC = FAFL NO2 PH3 + ...</p> <p>(S/SXND) = FAFL PH3 + ...</p> <p>S/PH4 = PH3</p> <p>S/PH4 = ...</p>	<p>LSW of augend \rightarrow A-register</p> <p>No gating term enabled</p> <p>LSW of addend \rightarrow C- and D-registers</p> <p>Preset adder for -D \rightarrow S in PH4</p> <p>Box PH4</p>
CPU PH4; Box PH4; T8L	<p>One clock long (ND0-ND31) \rightarrow (S0-S31) (NS0-NS31) \rightarrow (FP0-FP31)</p> <p>If long format instruction (FP0-FP31) \rightarrow (S0-S31)</p> <p>If short format instruction Zeros \rightarrow (S0-S31) (S0-S31) \rightarrow (D0-D31)</p> <p>Clear condition code flip-flops</p> <p>Enable signal (S/SXB)</p> <p>Branch to CPU PH5</p> <p>If exponent difference in E-register is equal to zero, perform the following functions: Signal ASPP is enabled</p> <p>Enable signal (S/SXAPD) if add instruction</p>	<p>Adder logic set at PH3 clock</p> <p>FPXS = NPH8 NDIS</p> <p>SXFP/4 = S0031XFP + ...</p> <p>SXFP/A = S0031XFP + ...</p> <p>S0031XFP = PH4 NO2 NFPDIS</p> <p>DXS/L = PH4 + ...</p> <p>R/CC = FAFL PH4 + ...</p> <p>(S/SXB) = FAFL PH4 + ...</p> <p>S/PH5 = PH4 NBR</p> <p>R/PH5 = ...</p> <p>ASPP = PH4 NO6 E0003Z E0407Z + ...</p> <p>(S/SXAPD) = (S/SXAPD/1) + ...</p> <p>(S/SXAPD/1) = ASPP O7 NSW1 + ...</p>	<p>LSW of addend if long format instruction. Meaningless if short format</p> <p>No gating term enabled</p> <p>LSW of addend (if long format) or zeros (if short format) \rightarrow D-register</p> <p>Preset logic for B \rightarrow S in PH5</p> <p>CPU enters PH5. Floating point box may go to PH5 or PH6</p> <p>Add/subtract preparation. Addition or subtraction may be done, as exponents are equal</p> <p>Preset adder for A + D \rightarrow S in PH5</p> <p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH4; Box PH4; T8L (Cont.)	<u>Enable signal (S/SXAMD) if subtract instruction</u>		<u>Preset adder for A - D</u> <u>→ S in PH5</u>
	<u>(F0-F7) -64 → (E0-E7) if exponent in F-register is uninverted</u>	<u>EXFM64 = ASPP NFO</u>	} <u>The uninverted, unbiased augend exponent is transferred to F-register.</u> <u>This also is the exponent of the addend in this case</u>
	<u>(NF0-NF7) -64 → (E0-E7) if exponent in F-register is inverted</u>	<u>EXNFM64 = ASPP F0</u>	
	<u>Branch to Box PH6</u>	<u>S/NPH6 = N(S/PH6)</u> <u>(S/PH6) = ASPP + ...</u> <u>F/NPH6 = ...</u>	<u>Go to add/subtract phase</u>
	<u>If exponent difference in E-register is greater than zero, perform the following functions:</u>		<u>Augend exponent is greater than addend exponent</u>
	<u>Signal ALM is enabled</u>	<u>ALM = PH4 NO6 NE0 NASPP + ...</u>	<u>Right align addend</u>
	<u>Enable signal (S/SXD) if addend positive</u>	<u>(S/SXD) = (S/SXAVD) ND46 + ...</u> <u>(S/SXAVD) = PH4 ALM + ...</u>	} <u>Prepare to take absolute value of addend in PH5.</u> <u>Preset adder logic</u>
	<u>Enable signal (S/SXMD) if addend negative, and set flip-flop SW1</u>	<u>(S/SXMD) = (S/SXAVD) D46 + ...</u> <u>S/SW1 = (S/SW1/1) + ...</u> <u>(S/SW1/1) = ALM MWN + ...</u> <u>R/SW1 = NPH9</u>	
	<u>Set flip-flop FPR if result of arithmetic operation in PH6 will be opposite to correct result</u>	<u>S/FPR = ALM N(MWN ⊕ O7) + ...</u> <u>R/FPR = PH7 NO6 D46 + ...</u>	<u>SW1 signifies that operand and sign has been reversed</u> <u>Floating polarity reversed</u>
	<u>(E0-E7) -1 → (E0-E7)</u>	<u>EDC7 = ALM + ...</u>	<u>Downcount exponent difference toward zero. (Exponent difference is a positive number)</u>
	<u>Set flip-flop SW2</u>	<u>S/SW2 = PH4 ALM NPH7 + ...</u> <u>R/SW2 = ...</u>	<u>Signifies that A → D transfer will be made in PH5</u>
	<u>Branch to Box PH5</u>	<u>S/NPH5 = N(S/PH5)</u> <u>(S/PH5) = PH4 NO6 NASPP + ...</u> <u>R/NPH5 = ...</u>	<u>Go to alignment phase</u>
			<u>Mnemonic: FAS (3D, BD)</u> <u>FSS (3C, BC)</u> <u>FAL (1D, 9D)</u> <u>FSL (1C, 9C)</u>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH4; Box PH4; T8L (Cont.)	<p>If exponent difference in E-register is less than zero, perform the following functions:</p> <p>Signal ALR is enabled</p> <p>Enable signal (S/SXA) if augend is positive</p> <p>Enable signal (S/SXMA) if augend is negative, and set flip-flop SW1</p> <p>Set flip-flop FPR if result of arithmetic operation in PH6 will be opposite to correct result</p> <p>$(E0-E7) - 1 \rightarrow (E0-E7)$</p> <p>$(D0-D7) \rightarrow (F0-F7)$</p> <p>Branch to Box PH5</p>	<p>ALR = PH4 NO6 E0 NRTZ</p> <p>$(S/SXA) = (S/SXAVA) NA47 + \dots$ $(S/SXAVA) = PH4 ALR + \dots$</p> <p>$(S/SXMA) = (S/SXAVA) A47$</p> <p>$S/SW1 = (S/SW1/1) + \dots$ $(S/SW1/1) = ALR A47 + \dots$</p> <p>R/SW1 = NPH9</p> <p>S/FPR = ALR A47 + ...</p> <p>R/FPR = PH7 NO6 D46 + ...</p> <p>EUC7 = ALR + ...</p> <p>FXD = PH4 ALR</p> <p>$S/NPH5 = N(S/PH5)$ $(S/PH5) = PH4 NO6 NASPP + \dots$</p> <p>R/NPH5 = ...</p>	<p>Addend exponent is greater than augend exponent</p> <p>Right align augend</p> <p>Prepare to take absolute value of augend in PH5</p> <p>Preset adder logic</p> <p>SW1 signifies that operand and sign has been reversed</p> <p>Floating polarity reversed</p> <p>Upcount exponent difference toward zero. (Exponent difference is a negative number)</p> <p>Larger (addend) exponent transferred to F-register</p> <p>Go to alignment phase</p>
CPU PH5 or PH6; Box PH5; T8L	<p>This phase is entered only if the exponent difference in PH4 was nonzero</p> <p>Perform the following functions during the first clock period:</p> <p>If $(E0-E7) > 0$ in PH4: $(A47-A71, A0-A31) \rightarrow$ $(D46-D71, D0-D31)$</p>	<p>DXA = PH5 SW2 + ...</p>	<p>Larger (augend) operand \rightarrow D-register</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box T8L (Cont.)	$ (D46-D71, D0-D31) \rightarrow$ $(S46-S71, S0-S31)$ $(S46-S71, S0-S31) \rightarrow 1/16 \rightarrow$ $(A50-A71, A0-A31)$ Zeros \rightarrow (A4-A7) if short format	Adder logic set at PH4 clock $AXSR4 = AXSR4/1$ $AXSR4/1 = PH5 NO6 + \dots$ $S/A4 = S0 AXSR4 NO2 + \dots$ \vdots $S/A7 = S3 AXSR4 NO2 + \dots$ $R/A4 = AX/L$ $R/A7 = AX/L$ $AX/L = AX + \dots$ $AX = AXSR4/1$ $AXSR4/1 = PH5 NO6 + \dots$	Absolute value of smaller (addend) operand shifted right one hexadecimal and clocked into A-register Guard digit is retained in A0-A3 if short format. Zeros are in A4-A31
	If $(E0-E7) < 0$ in PH4: $ (A46-A71, A0-A31) \rightarrow$ $(S46-S71, S0-S31)$ $(S46-S71, S0-S31) \rightarrow 1/16 \rightarrow$ $(A50-A71, A0-A31)$ Zeros \rightarrow (A4-A7) if short format Count (E0-E7) towards zero Sustain the state of SW1	Adder logic set at PH4 clock $AXSR4 = AXSR4/1$ $EUC7 = ALR + \dots$ $EDC7 = ALM + \dots$ $S/SW1 = (S/SW1/1)$ $(S/SW1/1) = ALM MWN + ALR SW1$ $R/SW1 = NPH9$	Absolute value of smaller (augend) operand shifted right one hexadecimal and clocked into A-register. Guard digit is retained in A0-A3 if short format E < 0 case E > 0 case
	Enable signal (S/SXA) Set flip-flop RTZ if sum bus is zero	$(S/SXA) = PH5 NO6 NASPP + \dots$ $S/RTZ = PH5 SZU SZL NSXADD NASPP$ $SZU = N(S47 + S48 + \dots + S71)$ $SZL = N(S0 + S1 + \dots + S31)$ $NSXADD = NGXAD NPRXNAND$ $R/RTZ = PH1 + ASPP$	Preset adder for A \rightarrow S in next clock period
	Sustain PH5 if exponents have not been equalized (E-register contents not zero) and mantissa is not zero	$S/NPH5 = N(S/PH5)$ $(S/PH5) = PH5 NO6 NASPP + \dots$ $NASPP = PH5 NO6 [NRTZ N(E0003Z E0407Z)]$	PH5 is sustained as long as exponent difference has not been counted to zero or mantissa has not been shifted to zero
			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L (Cont.)	<p><u>Perform the following functions during all clocks but the last:</u></p> <p><u>(A46-A71, A0-A31) →</u></p> <p><u>(S46-S71, S0-S31) → 1/16 →</u></p> <p><u>(A50-A71, A0-A31)</u></p> <p><u>Zeros → (A4-A7) if short format</u></p> <p><u>Count (E0-E7) toward zero</u></p> <p><u>Sustain the state of SW1</u></p> <p><u>Enable signal (S/SXA)</u></p> <p><u>Set flip-flop RTZ if sum bus is zero</u></p> <p><u>Sustain PH5 if E ≠ 0 and mantissa is not zero</u></p> <p><u>Perform the following functions during the last clock period:</u></p> <p><u>Signal ASPP is enabled</u></p> <p><u>(A46-A71, A0-A31) →</u></p> <p><u>(S46-S71, S0-S31) → 1/16 →</u></p> <p><u>(A50-A71, A0-A31)</u></p> <p><u>Zeros → (A4-A7) if short format</u></p> <p><u>Enable signal (S/SXAPD) if add and operand sign was not reversed or subtract and operand sign was reversed</u></p> <p><u>Enable signal (S/SXAMD) if add and operand sign was reversed or subtract and operand sign was reversed</u></p>	<p><u>E0003Z = N(E0 + E1 + E2 + E3)</u></p> <p><u>E0407Z = N(E4 + E5 + E6 + E7)</u></p> <p><u>R/NPH5 = ...</u></p> <p><u>Adder logic set at previous clock</u></p> <p><u>AXSR4 = AXSR4/1</u></p> <p><u>EUC7 = ALR + ...</u></p> <p><u>EDC7 = ALM + ...</u></p> <p><u>S/SW1 = (S/SW1/1)</u></p> <p><u>R/SW1 = NPH9</u></p> <p><u>(S/SXA) = PH5 NO6 NASP + ...</u></p> <p><u>S/RTZ = PH5 SZU SZL NSXADD</u> <u>NASPP</u></p> <p><u>R/RTZ = ASPP + ...</u></p> <p><u>(S/PH5) = PH5 NO6 NASPP + ...</u></p> <p><u>ASPP = PH5 NO6 (RTZ + E0003Z</u> <u>E0407Z)</u></p> <p><u>Adder logic set at previous clock</u></p> <p><u>AXSR4 = AXSR4/1</u></p> <p><u>(S/SXAPD) = (S/SXAPD/1) + ...</u></p> <p><u>(S/SXAPD/1) = ASPP (O7 + SW1) + ...</u></p> <p><u>(S/SXAMD) = N(S/SXAPD)</u> <u>(S/SXAMD/2) + ...</u></p> <p><u>(S/SXAMD/2) = ASPP + ...</u></p>	<p><u>Shift smaller operand right one hexadecimal</u></p> <p><u>Guard digit logic</u></p> <p><u>E < 0 case</u></p> <p><u>E > 0 case</u></p> <p><u>Last shift of one hexadecimal</u></p> <p><u>Guard digit logic</u></p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L (Cont.)	<p>$(F0-F7) -64 \rightarrow (E0-E7)$ if NFO</p> <p>$(NF0-NF7) -64 \rightarrow (E0-E7)$ if FO</p> <p>Reset flip-flop RTZ</p> <p>Branch to Box PH6</p>	<p>$EXFM64 = ASPP\ NFO$</p> <p>$EXNFM64 = ASPP\ FO$</p> <p>$R/RTZ = ASPP + \dots$</p> <p>$S/NPH6 = N(S/PH6)$</p> <p>$(S/PH6) = ASPP + \dots$</p> <p>$R/NPH6 = \dots$</p>	<p>F0 holds sign of larger operand and (F1-F7) hold exponent of larger operand. (E0-E7) now hold the uninverted, unbiased exponent of the larger operand</p>
CPU PH5 or PH6; Box PH6; T8L*	<p>One clock long</p> <p>Resume of register contents:</p>		
<p style="text-align: right;">901172A. 3156</p>			
	<p>$(A46-A71, A0-A31) \pm$</p> <p>$(D46-D71, D0-D31) \rightarrow$</p> <p>$(S46-S71, S0-S31) \rightarrow$</p> <p>$(D46-D71, D0-D31)$</p>	<p>Adder logic set at PH5 clock</p> <p>$DXS = PH6\ NO6 + \dots$</p>	<p>Add or subtract the mantissas of the two floating point operands</p>
	<p>*If CPU accepts I/O service call, clocks to floating point box are rejected since they are T5L</p>	<p>$FPCLN/1 = NIOEN\ NIOIN + NFPRR$</p> <p>$FPCLN/2 = NT5EN$</p> <p>$N(S/T8L) = FAFL\ (IOACT + PH10)$</p>	<p>Floating point box continues operation after I/O service</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6; T8L (Cont.)	<p>If intermediate result is positive, enable signal (S/SXAPD)</p> <p>If intermediate result is negative, enable signal (S/SXAMD)</p> <p>Clear A-register</p> <p>Branch to Box PH7</p>	<p>(S/SXAPD) = PH6 NO6 N(PR46⊕ K46) + ...</p> <p>(S/SXAMD) = N(S/SXAPD) (S/SXAMD/2) + ...</p> <p>(S/SXAMD/2) = PH6 NO6 + ...</p> <p>AX = PH6 NO6 + ...</p> <p>S/NPH7 = N(S/PH7)</p> <p>(S/PH7) = PH6 NO6 + ...</p> <p>R/NPH7 = ...</p>	<p>Absolute value of inter- mediate result will be gated to sum bus in PH7</p>
CPU PH6; Box PH7; T8L	<p>One clock long (D46-D71, D0-D31) →</p> <p>(S46-S71, S0-S31)</p> <p>Reverse the state of flip-flop FPR if intermediate result is negative</p> <p>If D46 does not equal D47; perform the following functions:</p> <p>(S46-S71, S0-S31) × 1/16 → (A50-A71, A0-A31)</p> <p>Increment exponent of result by one</p>	<p>Adder logic set at PH6 clock</p> <p>S/FPR = PH7 NO6 D46 NFPR + ...</p> <p>R/FPR = PH7 NO6 D46 + ...</p> <p>AXSR4 = AXSR4/1</p> <p>AXSR4/1 = PH7 NO6 (D46⊕ D47) + ...</p> <p>EUC7 = AXSR4/1 + ...</p>	<p>Absolute value of inter- mediate result</p> <p>If FPR is now set, the quantity on the sum bus represents the reverse polarity of the actual result</p> <p>Shift result right one hexadecimal. Overflow has resulted from the addition or subtraction and mantissa must be shifted to correct. The exponent of the result in E-register is incre- mented by one to com- pensate for the shift</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH7; T8L (Cont.)	<p><u>If no overflow has occurred, if the intermediate result is not simple-normalized, and if normalization is called for, perform the following functions:</u></p> <p>$(S46-S71, S0-S31) \times 16 \rightarrow$ $(A47-A71, A0-A27)$</p> <p><u>Decrement exponent of result by one</u></p> <p>$(B48-B71, B0-B31) \times 2 \rightarrow$ $(B48-B71, B0-B30)$</p> <p><u>Set flip-flop B67</u></p> <p><u>If no overflow has occurred, if the intermediate result is simple-normalized, or if normalization is not called for, perform the following functions:</u></p> <p>$(S46-S71, S0-S31) \rightarrow$ $(A47-A71), A0-A31)$</p> <p><u>Enable signal (S/SXA)</u></p> <p><u>Branch to Box PH8</u></p>	<p>$AXSL4 = AXSL4/1$</p> <p>$AXSL4/1 = PH7\ NO6\ NAXSR4/1$ $NDSN\ N(FNF\ NO6)$</p> <p>$NDSN = D47\ D48\ D49\ D50\ D51$ $+ ND47\ D4851Z$</p> <p>$S/FNF = S7\ PSW1XS + \dots$</p> <p>$R/FNF = PSW1XS + \dots$</p> <p>$EDC7 = AXSL4/1\ N(PH5\ DIV) + \dots$</p> <p>$BXBL1 = AXSL4/1\ NO6 + \dots$</p> <p>$S/B67 = NO6\ BXBL1 + \dots$</p> <p>$AXS = PH7\ NO6\ NAXSL4/1$ $NAXSR4/1 + \dots$</p> <p>$(S/SXA) = PH7\ N(S/PH7) + \dots$ $N(S/PH7) = N(PH7\ DIV\ A47)N(MIT) \dots$</p> <p>$S/NPH8 = N(S/PH8)$</p> <p>$(S/PH8) = PH7\ N(S/PH7) + \dots$</p> <p>$R/NPH8 = \dots$</p>	<p><u>Shift result left one hexadecimal for normalization</u></p> <p><u>No significance in most significant hexadecimal of mantissa</u></p> <p><u>Floating normalize bit in PSW1</u></p> <p><u>The exponent of the result in E-register is decremented by one to compensate for the shift</u></p> <p><u>For postnormalization counting</u></p> <p><u>Absolute value of intermediate result \rightarrow A-register</u></p> <p><u>Preset adder for A \rightarrow S in PH8</u></p>
			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
<p>CPU PH6; Box PH8; T8L*</p>	<p>Number of clocks dependent upon normalization requirements</p> <p><u>A-register contains the absolute value of the result in the range $0 \leq \text{result} \leq 1$</u></p> <p><u>If the result is not simple-normalized and normalization is called for, perform the following functions:</u></p> <p><u>(A47-A71, A0-A31) \longrightarrow</u> <u>(S47-S71, S0-S31) $\times 16 \dashrightarrow$</u> <u>(A47-A71, A0-A27)</u></p> <p><u>Decrement exponent of result by one</u></p> <p><u>(B48-B71, B0-B31) $\times 2 \dashrightarrow$</u> <u>(B48-B71, B0-B30)</u></p> <p><u>Set flip-flop B67</u></p> <p><u>Set flip-flop RTZ if sum bus quantity is zero</u></p>	<p><u>Adder logic set at PH7 clock</u></p> <p><u>AXSL4 = AXSL4/1</u> <u>AXSL4/1 = PH8 NDIV NASN + ...</u> <u>NASN = A47 A48 A49 A50 A51 + NA47 A4851Z N(FNF NO6)</u> <u>EDC7 = AXSL4/1 N(PH5 DIV) + ...</u></p> <p><u>BXBL1 = AXSL4/1 NO6 + ...</u></p> <p><u>S/B67 = NO6 BXBL1</u></p> <p><u>S/RTZ = PH8 SZU SZL NASPP NSXADD + PH8 SZU O2 NO6 + ...</u> <u>SZU = N(S47 S48 ... S71)</u> <u>SZL = N(S0 S1 ... S31)</u></p>	<p><u>If the result is not simple-normalized in this phase it is in the range $0 \leq \text{result} < 1/16$</u></p> <p><u>If FNF is a one, the result is not to be postnormalized</u></p> <p><u>The exponent of the result in the E-register is decremented by one to compensate for the shift</u></p> <p><u>For postnormalization counting</u></p> <p><u>Short format case where significance exists in guard digit only</u></p>
	<p>*If CPU accepts I/O service call, clocks to floating point box are rejected since they are T5L</p>	<p><u>FPCLN/1 = NIOEN NIOIN + NFPRR</u> <u>FPCLN/2 = NT5EN</u> <u>N(S/T8L) = FAFL (IOACT + PH10)</u></p>	<p><u>Floating point box continues operation after I/O service</u></p>
			<p><u>Mnemonic: FAS (3D, BD)</u> <u>FSS (3C, BC)</u> <u>FAL (1D, 9D)</u> <u>FSL (1C, 9C)</u></p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8; T8L (Cont.)	<p><u>Enable signal (S/SXA) if result will not be ready at this clock</u></p> <p><u>Sustain PH8 if result will not be ready at this clock</u></p> <p><u>If result will be normalized at next clock or if result is equal to zero, enable signal NFPRR and perform functions listed at end of this phase</u></p> <p><u>If the result is simple-normalized and A47 is a one, perform the following functions:</u></p> <p><u>(A47-A71, A0-A31) →</u> <u>(S47-S71, S0-S31) × 1/16 →</u> <u>(A51-A71, A0-A31)</u></p> <p><u>Increment exponent of result by one</u></p> <p><u>Enable signal FPRR and perform functions listed at end of this phase</u></p> <p><u>If the result is simple-normalized and A47 is a zero, perform the following functions:</u></p> <p><u>(A47-A71, A0-A31) →</u> <u>(S47-S71, S0-S31)</u></p>	<p><u>(S/SXA) = AXSL4/1 NFPRR + ...</u></p> <p><u>FPRR = PH8 NDIV (ASN + NA5255Z) + ...</u></p> <p><u>S/NPH8 = N(S/PH8)</u> <u>(S/PH8) = PH8 NFPRR + ...</u> <u>R/NPH8 = ...</u></p> <p><u>FPRR = PH8 NDIV (ASN + NA5255Z) + RTZ + ...</u></p> <p><u>Adder logic set at PH7 clock</u></p> <p><u>AXSR4 = AXSR4/1</u> <u>AXSR4/1 = PH8 NDIV A47 + ...</u></p> <p><u>EUC7 = NPH5 AXSR4/1 + ...</u></p> <p><u>FPRR = PH8 NDIV ASN + ...</u></p> <p><u>Adder logic set at PH7 clock</u></p>	<p><u>Result will not be simple-normalized at this clock</u></p> <p><u>More shifting must be done to normalize result. Repeat the same functions as above until result is ready</u></p> <p><u>Result is nearly ready to be sent back to CPU</u></p> <p><u> Result is equal to one in this case, and must be shifted right to represent a legal floating point number</u></p> <p><u>Prepare to send result back to CPU</u></p> <p><u> Result is equal to 1/16 ≤ A < 1 in this case, or FNF is equal to a one</u></p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8; T8L (Cont.)	<p><u>Set flip-flop RTZ if sum bus quantity is zero</u></p> <p><u>Enable signal FPRR and perform functions listed at end of this phase</u></p> <p><u>FPRR functions:</u> Enable CPU PH7</p> <p><u>Set flip-flop MRQ</u></p> <p><u>Enable signal (S/SXA) if NFPR</u></p> <p><u>Enable signal (S/SXMA) if FPR</u></p> <p><u>Set Box PH9</u></p>	<p><u>S/RTZ = PH8 SZU SZL NASPP</u> <u>NSXADD + PH8 SZU O2</u> <u>NO6 + ...</u></p> <p><u>R/RTZ = ASPP + ...</u></p> <p><u>FPRR = PH8 NDIV ASN + ...</u> <u>ASN = NA47 A4851Z</u> <u>N(FNF NO6) + ...</u></p> <p><u>S/PH7 = PH6 NBR NIOEN + ...</u> <u>NBR = NBRPH6 ...</u> <u>NBRPH6 = N(FAFL PH6 NFPRR) + ...</u></p> <p><u>R/PH7 = ...</u></p> <p><u>S/MRQ = (S/MRQ/1) + ...</u> <u>(S/MRQ/1) = FAFL PH6 NIOEN</u> <u>NBRPH6 + ...</u></p> <p><u>R/MRQ = ...</u></p> <p><u>(S/SXA) = FPRR NFPR + ...</u></p> <p><u>(S/SXMA) = FPRR FPR + ...</u></p> <p><u>S/PH9 = FPRR</u> <u>R/PH9 = ...</u></p>	<p><u>This is the case in which ASN is true because FNF is equal to a one</u></p> <p><u>Request for next instruction in sequence</u></p> <p><u>Preset adder logic to give result the proper polarity</u></p>
CPU PH7; Box PH9; T8L	<p><u>One clock long</u> <u>(A47-A71, A0-A31) →</u> or <u>-(A47-A71, A0-A31) →</u> <u>(S47-S71, S0-S31)</u></p> <p><u>Transfer (S0-S31) to FP0-FP31 lines providing none of the following conditions are present:</u></p> <p><u>Short format instruction in effect (FAS, FSS)</u></p>	<p><u>Adder logic set at PH8 clock</u></p> <p><u>FPXSL = NFPDIS PH9 FPRD NRTZ</u> <u>N(FEUF NFZ) + ...</u></p> <p><u>FPRD = NO2 + ...</u></p>	<p><u>Mantissa of result, in proper polarity, transferred to sum bus</u></p> <p><u>LSW of floating point result</u></p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH7; Box PH9; T8L (Cont.)	<u>Result is equal to zero</u>	<u>RTZ</u>	
	<u>Exponent underflow with FZ</u>	<u>FEUF = E0 NE1 NRTZ</u>	<u>Exponent was decre-</u>
	<u>equal to zero</u>	<u>N(B65 NO6 FS NFZ)</u>	<u>mented below zero</u>
	<u>If one of the above conditions</u> <u>exists, transfer zeros to (FP0-FP31)</u>		<u>No gating term enabled</u>
	(FP0-FP31) → (B0-B31)	BXFP = FAFL PH7 + ...	LSW of floating point result
	Reset flip-flop NSXBF	S/NSXBF = N(S/SXB) (S/SXB) = FAFL PH7 + ... R/NSXBF = ...	Preset logic for B → S in PH8
	Force a one on private memory address line LR31	S/NLR31F = N(S/LR31) (S/LR31) = FAFL PH7 + ... R/NLR31F = ...	Select odd-numbered private memory address during PH10
	Set flip-flop RW if long format instruction and TRAP signal is not true	S/RW = (S/RW/FP) (S/RW/FP) = PH9 NTRAP FPRD + ... R/RW = ...	Prepare to send LSW of result to CPU
	Set flip-flop CC1 if exponent underflow or if FN = 0 and more than two postnormalizing shifts are required	S/CC1 = (S/CC1/3) + ... (S/CC1/3) = (S/CC1/FP) + ... (S/CC1/FP) = PH9 (FEUF + B65 NO6) R/CC1 = (R/CC1)	
	Set flip-flop CC2 if exponent underflow	S/CC2 = (S/CC2/3) + ... (S/CC2/3) = (S/CC2/FP) + ... (S/CC2/FP) = PH9 (FEUF + ...) R/CC2 = (R/CC2)	
	<u>Enable TRAP signal if exponent</u> <u>underflow has occurred and FZ</u> <u>is a one, or if a trap on sig-</u> <u>nificance is called for (FS is a one)</u>	<u>TRAP = FEUF N(FEUF NFZ)</u> <u>+ B65 NO6 FS + ...</u>	<u>TRAP prevents RW from</u> <u>being set in PH9 and</u> <u>PH10</u>
	<u>Enable signal (S/SXA) if NFPR</u> <u>is true</u>	<u>(S/SXA) = PH9 NFPR + ...</u>	} <u>Preset adder logic to</u> <u>give result the proper</u> <u>polarity</u>
	<u>Enable signal (S/SXMA) if FPR</u> <u>is true</u>	<u>(S/SXMA) = PH9 NFPR + ...</u>	
	<u>If FPR is true, transfer</u> <u>(NE0-NE7) → (E0-E7)</u>	<u>EXNE = PH9 FPR NTRAP</u> <u>N(FEUF NFZ)</u>	<u>A negative result requires</u> <u>an inverted exponent</u>
			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH7; Box PH9; T8L (Cont.)	<u>Branch to Box PH10</u>	$S/PH10 = PH9$ $R/PH10 = \dots$	
CPU PH8; Box PH10; T8L	<p>One clock long $(B0-B31) \rightarrow (S0-S31) \rightarrow$ $(RW0-RW31)$</p> <p>If LSW of result is not equal to zero, set flip-flop SW0</p> <p>Reset flip-flop NSXBF</p> <p>Set flip-flop RW if TRAP signal is not true</p> <p>Set flip-flop DRQ</p> <p>$(A47-A71, A0-A31) \rightarrow$ or $-(A47-A71, A0-A31) \rightarrow$ $(S47-S71, S0-S31)$</p>	<p>Logic set at PH7 clock</p> <p>$RWXS/0-RWXS/3 = RW \dots$</p> <p>$RW =$ Set at PH7 clock if no trap condition and long format</p> <p>$S/SW0 = NS0031Z (S/SW0/NZ) + \dots$ $(S/SW0/NZ) = FAFL NO2 PH8 + \dots$</p> <p>$R/SW0 = RESET/A + \dots$</p> <p>$S/NSXBF = N(S/SXB)$ $(S/SXB) = FAFL PH8 + \dots$</p> <p>$R/NSXBF = \dots$</p> <p>$S/RW = (S/RW/FP)$ $(S/RW/FP) = PH10 NTRAP + \dots$</p> <p>$R/RW = \dots$</p> <p>$S/DRQ = BRPH10 + \dots$ $BRPH10 = FAFL PH8 + \dots$</p> <p>$R/DRQ = \dots$</p> <p>Adder logic set at PH9 clock</p>	<p>Transfer LSW of result to private memory register Ru1</p> <p>Used in PH10 for condition code settings</p> <p>Preset logic for $B \rightarrow S$ in PH10</p> <p>Prepare to send MSW of result to CPU</p> <p>Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6</p> <p><u>MSW of mantissa</u> \rightarrow sum bus</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH8; Box PH10; T8L (Cont.)	<p>$S47 \rightarrow FP0$</p> <p>$NE1 \rightarrow FP1 (+64 \text{ bias})$</p> <p>$(E2-E7) \rightarrow (FP2-FP7)$</p> <p>$(S48-S71) \rightarrow (FP8-FP31)$</p> <p>$(FP0-FP31) \rightarrow (B0-B31)$</p> <p>Reset Box PH10</p> <p>Branch to CPU PH10</p>	<p>$FP0 = S47 \text{ FPXSU} + \dots$</p> <p>$FPXSU = NFPDIS \text{ PH10} \text{ NRTZ}$ $N(\text{FEUF NFZ})$</p> <p>$FP1 = NE1 \text{ FPXSU} + \dots$</p> <p>$FPXSU$</p> <p>$FPXSU$</p> <p>$BXFP = \text{FAFL PH8} + \dots$</p> <p>$R/\text{PH10} = \dots$</p> <p>$S/\text{PH10} = \text{BRPH10} \text{ NCLEAR} + \dots$</p> <p>$R/\text{PH10} = \dots$</p>	<p><u>MSW of result transferred to FP lines if result not equal to zero or if underflow with FZ = 0 does not exist</u></p> <p>MSW of result \rightarrow B-register</p> <p><u>Floating point box actions are finished</u></p>
CPU PH10; Box actions over; T8L	<p>One clock long</p> <p>$(B0-B31) \rightarrow (S0-S31) \rightarrow (RW0-RW31)$</p> <p>Set flip-flop CC3 if floating point result is positive</p> <p>Set flip-flop CC4 if floating point result is negative</p> <p>ENDE functions</p>	<p>Adder logic set at PH8 clock</p> <p>$RWXS/0-RWXS/3 = RW \dots$</p> <p>$RW = \text{Set at PH8 clock if no trap condition}$</p> <p>$S/\text{CC3} = \text{SGTZ TESTS}$</p> <p>$\text{SGTZ} = (S0 + S1 + \dots S31 + SW0) \text{ NS0} \dots$</p> <p>$R/\text{CC3} = \text{TESTS} + \dots$</p> <p>$\text{TESTS} = \text{FAFL ENDE} + \dots$</p> <p>$S/\text{CC4} = (S/\text{CC4}/2) \text{ TESTS} + \dots$</p> <p>$(S/\text{CC4}/2) = \text{NFACOMP S0} + \dots$</p> <p>$R/\text{CC4} = \text{TESTS} + \dots$</p>	<p>SW0 is set when there is significance in LSW</p>
			<p>Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)</p>

FLOATING MULTIPLY, SHORT (FMS; 3F, BF). FMS multiplies the effective word by the contents of private memory register R. If no floating point arithmetic fault occurs, the product is loaded into private memory as follows: If R is an even value, the product is loaded into private memory registers R and Ru1 as a long format floating point number. If R is an odd value, the product is effectively truncated and loaded into private memory register R. The product is always normalized.

FLOATING MULTIPLY, LONG (FML; 1F, 9F). FML multiplies the effective doubleword by the contents of private memory registers R and Ru1. R must be an even value for

correct results. If no floating point arithmetic fault occurs, the product is truncated and loaded into private memory registers R and Ru1 as a long format floating point number. The product is always normalized.

FLOATING MULTIPLY PHASE SEQUENCE. Preparation phases for FMS are the same as the general PREP phases for word instructions, paragraph 3-59. FML preparation phases are described in paragraph 3-59. Figure 3-169 shows the general method of FMS and FML execution. Bit-pair multiplication (described in paragraph 3-67) is used during the actual multiply iterations. Table 3-66 lists the detailed logic for execution of the floating multiply instructions.








Figure 3-169. Floating Multiply Implementation

Table 3-66. FMS, FML Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A): RR</p> <p>(C): Core memory operand MSW</p> <p>(D): Core memory operand MSW</p> <p>Enable signal (S/SXNA)</p> <p>If long format instruction is in effect perform the following functions:</p> <p>Force a one into P31</p> <p>Set flip-flop MRQ</p> <p>Enable clock T8</p> <p>FPCON → floating point box</p> <p><u>Set flip-flop PH1</u></p>	<p style="text-align: center;">Note</p> <p>Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.</p> <p>(S/SXNA) = FAFL PRE/34 + ...</p> <p>PUC31 = FAFL NO2 PRE3 NANLZ + ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FAFL NO2 NANLZ PRE3 + ...</p> <p>R/MRQ = ...</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FAFL NIOACT NPH10</p> <p>R/NT8L = ...</p> <p>FPCON = FAFL PRE3 + ...</p> <p><u>S/PH1</u> = <u>FPCON NPH1</u></p> <p><u>R/PH1</u> = ...</p>	<p>Contents of private memory register R. MSW of multiplier</p> <p>MSW of multiplicand</p> <p>MSW of multiplicand</p> <p>Preset adder for -A → S in PH1</p> <p>Prepare to obtain LSW of multiplicand</p> <p>Memory request for LSW of multiplicand. Inhibited if floating point option trap is present</p> <p>Clocks for remainder of floating point phases are T8 unless I/O service call is in effect (PH6)</p> <p>Start functions in floating point box</p> <p><u>Sets Box PH1</u></p>
CPU PH1; Box PH1; T8L	<p>One clock long</p> <p>(NA0-NA31) → (S0-S31)</p> <p>(NS0-NS31) → (FP0-FP31)</p> <p><u>FP0</u> → <u>S46, S47</u></p>	<p>Adder logic set at PH1 clock</p> <p>FPXS = NPH8 NDIS</p> <p><u>SXFP/U</u> = <u>S4607XFP</u></p> <p><u>S4607XFP</u> = <u>PH1 NFPDIS + ...</u></p>	<p>Gate MSW of multiplier to FP lines</p> <p><u>Sign of multiplier</u> → <u>S46, S47</u></p>
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH1; Box PH1; T8L (Cont.)	(FP8-FP31) → (S48-S71)	<u>SXFP/U</u> = S4607XFP	Mantissa of multiplier → (S48-S71)
	(FP0-FP7) → (S0-S7)	<u>SXFP/4</u> = S4607XFP	Exponent of multiplier → (S0-S7)
	Zeros → (S8-S31)		No gating term enabled
	(S46-S71, S0-S31) →	<u>AXS</u> = PH1 + ...	(A): 
	(A46-A71, A0-A31)		
	(FP31-FP08) → B4871	<u>BXFP/U</u> = PH1 MUL	MSW of multiplier mantissa → B-register, backwards
	Zeros → (B0-B31)	<u>MUL</u> = O6 O7	(B): 
			
			901172A. 3158
	D0 → FPCON → floating point box	<u>FPCON</u> = FAFL PH1 D0 + ...	Transfer sign of multi- plier to MWN in floating point box
	FPCON → MWN	<u>S/MWN</u> = FPCON PH1	
	<u>Clear E-register</u>	<u>R/MWN</u> = PH1	F-register and SW0 used as iteration counter
	<u>Set F-register to 5₁₀</u>	<u>EX</u> = PH1 + ...	
		<u>S/F5</u> = BXFP/U + ...	
		<u>S/F7</u> = BXFP/U + ...	
	<u>R/FS, F/57</u> = EX + ...		
Reset flip-flop SW0	<u>FX</u> = PH1 + ...	Prepare to obtain LSW of multiplier	
If FML is in effect, perform the following functions:	<u>R/SW0</u> = BX		
Force a one on private memory address line LR31	(S/LR31) = FAFL NO2 PH1 + ...		
Reset flip-flop NAXRR	<u>S/NAXRR</u> = N(S/AXRR)	Preset logic for RRU1 → A in PH2	
	(S/AXRR) = FAFL NO2 PH1 + ...		
	<u>R/NAXRR</u> = ...		
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH1; Box PH1; T8L (Cont.)	Enable signal (S/SXND) <u>Set flip-flop PH2</u>	$(S/SXND) = FAFL\ PH1 + \dots$ $\underline{S/PH2} = PH1$ $\underline{R/PH2} = \dots$	Preset adder for ND → S in PH2 <u>Box PH2</u>
CPU PH2; Box PH2; T8L	One clock long $(ND0-ND31) \rightarrow (S0-S31)$ $(NS0-NS31) \rightarrow (FP0-FP31)$ $FP0 \rightarrow S46, S47$ $(FP8-FP31) \rightarrow (S48-S71)$ $(FP0-FP7) \rightarrow (S0-S7)$ $Zeros \rightarrow (S8-S31)$ $(S46-S71, S0-S31) \not\rightarrow$ $(D46-D71, D0-D31)$ If multiplier is negative, $(NA0-NA7) \not\rightarrow (A0-A7)$. Merge one into A0 unconditionally <u>Set flip-flop D8 if multiplicand is negative</u>	Adder logic set at PH1 clock $FPXS = NPH8\ NDIS$ $\underline{SXFP/U} = S4607XFP$ $\underline{S4607XFP} = PH2\ NFPDIS + \dots$ $\underline{SXFP/U} = S4607XFP$ $\underline{SXFP/U} = S4607XFP$ $\underline{DXS} = PH2 + \dots$ $\underline{S/A0} = PH2\ MUL + \dots$ $\underline{S/A1} = NA1\ PH2\ A0 + \dots$ \vdots $\underline{S/A7} = NA7\ PH2\ A0 + \dots$ $\underline{R/A0-R/A7} = AX/L$ $\underline{AX/L} = AXL + \dots$ $\underline{AXL} = PH2\ A0 + \dots$ $\underline{S/D8} = PH2\ MWN$ $\underline{R/D8} = DX/L$ $\underline{DX/L} = DX + \dots$ $\underline{DX} = PH2 + \dots$	MSW of multiplicand → FP lines <u>Sign of multiplicand</u> → S46, S47 <u>Mantissa of multiplicand</u> → (S48-S71) <u>Exponent of multiplicand</u> → (S0-S7) <u>No gating term enabled</u> <p style="text-align: center;">901172A. 3159</p> <u>Uninverted exponent</u> → (A0-A7). The one in A0 effectively removes the bias of 128 which will result when the exponents of the multiplier and multiplicand are added in PH3 <u>For PH3 use</u>
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L (Cont.)	<p><u>Enable signal (S/SXAPD) if multiplicand is positive</u></p> <p><u>Enable signal (S/SXAMD) if multiplicand is negative</u></p> <p><u>If FML is in effect, perform the following functions:</u> (RR0-RR31) $\not\rightarrow$ (A0-A31)</p> <p>Enable signal (S/SXNA)</p> <p>Set flip-flop DRQ</p> <p><u>Set flip-flop PH3</u></p>	<p>$(S/SXAPD) = (S/SXAPD/1) + \dots$ $(S/SXAPD/1) = PH2 \text{ MUL NMWN} + \dots$</p> <p>$(S/SXAMD) = N(S/SXAPD) / (S/SXAMD/2) + \dots$ $(S/SXAMD/2) = PH2 + \dots$</p> <p>AXRR = Set at PH1 clock</p> <p>(S/SXNA) = FAFL PH2 + ...</p> <p>S/DRQ = (S/DRQ/2) + ... (S/DRQ/2) = FAFL NO2 PH2 + ...</p> <p>R/DRQ = ...</p> <p>S/PH3 = PH2 R/PH3 = ...</p>	<p><u>For exponent arithmetic in PH3</u></p> <p><u>For exponent arithmetic in PH3</u></p> <p>LSW of multiplier $\not\rightarrow$ A-register</p> <p>Preset adder for -A \rightarrow S in PH3</p> <p>Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP)</p> <p><u>Box PH3</u></p>
CPU PH3; Box PH3; T8L if short; DR if long	<p>One clock long</p> <p>$(A0-A7) \pm (D0-D7) - 128 \rightarrow$ $(S0-S7) \not\rightarrow (E0-E7)$</p> <p>(NA0-NA31) \rightarrow (S0-S31) (NS0-NS31) \rightarrow (FP0-FP31)</p> <p><u>If FML is being performed:</u> $(FP0-FP31) \not\rightarrow (A0-A31)$</p> <p><u>If FMS is being performed:</u> Zeros $\not\rightarrow$ (A0-A31)</p>	<p><u>Adder logic set at PH2 clock</u> $S/E0 = S0 \text{ PH3} + \dots$ \vdots $S/E7 = S7 \text{ PH3} + \dots$ $R/E0-R/E7 = PH1 + \dots$</p> <p><u>Adder logic set at PH2 clock</u> FPXS = NPH8 NDIS</p> <p><u>AXFP = PH3 NO2</u></p>	<p><u>Arithmetic operation is performed that adds the uninverted multiplicand exponent to the uninverted multiplier exponent. This results in a bias of 128, which is effectively removed by merging a one into A0 at the PH2 clock. The E-register now holds the unbiased sum of the exponents</u></p> <p>LSW of multiplier \rightarrow FP lines if long format. If FMS, action is meaningless</p> <p><u>LSW of multiplier $\not\rightarrow$ A-register</u></p> <p><u>No gating term enabled</u></p> <p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH3; Box PH3; T8L if short; DR if long (Cont.)	<p><u>If FML is being implemented, perform the following functions:</u></p> <p><u>(B48-B71) → (B8-B31)</u></p> <p><u>(FP7-FP0) → (B0-B7)</u></p> <p><u>(FP31-FP8) → (B48-B71)</u></p>	<p><u>BXFP/L = PH3 MUL NO2</u></p> <p><u>BXFP/L</u></p> <p><u>BXFP/U = PH3 MUL NO2</u></p>	<p><u>Contents of B-register at the end of PH3 if FML:</u></p> <div style="text-align: center;"> </div> <p>901172A. 3160</p>
	<p><u>Set flip-flop F4 of F-register</u></p> <p><u>(MB0-MB31) → (C0-C31) → (D0-D31) if FML</u></p> <p>Enable signal (S/SXND)</p> <p>Set flip-flop PH4</p>	<p><u>S/F4 = BXFP/L + ...</u></p> <p><u>R/F4 = FX + ...</u></p> <p><u>DXC = FAFL NO2 PH3 + ...</u></p> <p><u>(S/SXND) = FAFL PH3 + ...</u></p> <p><u>S/PH4 = PH3 (...)</u></p> <p><u>R/PH4 = ...</u></p>	<p><u>Change the count in F-register from 5₁₀ to 13₁₀. Count is now 5 if FMS or 13 if FML</u></p> <p><u>LSW of multiplicand → C- and D-registers</u></p> <p><u>Preset adder for -D → S in PH4</u></p> <p>Box PH4</p>
CPU PH4; Box PH4; T8L	<p>One clock long</p> <p><u>(ND0-ND31) → (S0-S31)</u></p> <p><u>(NS0-NS31) → (FP0-FP31)</u></p> <p><u>If FML:</u></p> <p><u>(FP0-FP31) → (S0-S31)</u></p> <p><u>If FMS:</u></p> <p><u>Zeros → (S0-S31)</u></p> <p><u>(S0-S31) → (D0-D31)</u></p> <p>Clear condition code flip-flops</p> <p>Enable signal (S/SXB)</p> <p>Branch to CPU PH5</p>	<p>Adder logic set at PH3 clock</p> <p><u>FPXS = NPH8 NDIS</u></p> <p><u>SXFP/4 = S0031XFP + ...</u></p> <p><u>SXFP/A = S0031XFP + ...</u></p> <p><u>S0031XFP = PH4 NO2 NFPDIS</u></p> <p><u>DXS/L = PH4 + ...</u></p> <p><u>R/CC = FAFL PH4 + ...</u></p> <p><u>(S/SXB) = FAFL PH4 + ...</u></p> <p><u>S/PH5 = PH4 NBR</u></p> <p><u>R/PH5 = ...</u></p>	<p><u>LSW of multiplicand if FML. Meaningless if FMS</u></p> <p><u>No gating term enabled</u></p> <p><u>LSW of multiplicand (if FML) or zeros (if FMS) → D-register</u></p> <p><u>Preset logic for B → S in PH5</u></p> <p>CPU enters PH5. Floating point box may go to PH5 or PH6</p> <p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH4; Box PH4; T8L (Cont.)	<u>If the multiplicand (D-register) and multiplier (A-register) are both simple-normalized, perform the following functions:</u>	<u>ASN = N(A47 A48 A49 A50 A51)</u> <u>N[NA47 A4851Z]</u> <u>N(FNF NO6)]</u>	
		<u>DSN = N(D47 D48 D49 D50 D51)</u> <u>N(ND47 ND4851Z)</u>	
	<u>Branch to Box PH7</u>	<u>S/NPH7 = N(S/PH7)</u> <u>(S/PH7) = PH4 O6 MUL ASN</u> <u>DSN + ...</u>	
		<u>R/NPH7 = ...</u>	
	<u>Set SW2 if product will be negative</u>	<u>S/SW2 = (S/PH7) NPH7 MUL</u> <u>FPR + ...</u>	<u>FPR set in PH2 if oper-</u> <u>and signs are not alike</u>
		<u>R/SW2 = ...</u>	
	<u>If the multiplicand is simple-normalized and multiplier is not, perform the following functions:</u>		<u>Prepare to normalize</u> <u>multiplier in PH6</u>
	<u>Enable signal (S/SXA) if multiplier positive</u>	<u>(S/SXA) = (S/SXAVA) NA47 + ...</u> <u>(S/SXAVA) = PH4 O6 DSN N(S/PH7)</u> <u>+ ...</u>	<u>Preset adder to gate</u> <u>absolute value of</u> <u>multiplier to sum bus</u>
	<u>Enable signal (S/SXMA) if multiplier negative</u>	<u>(S/SXMA) = (S/SXAVA) A47 + ...</u>	
	<u>Branch to Box PH6</u>	<u>S/NPH6 = N(S/PH6)</u> <u>(S/PH6) = PH4 O6 DSN N(S/PH7)</u> <u>+ ...</u>	
		<u>R/NPH5 = ...</u>	
	<u>If the multiplicand is not simple-normalized, perform the following functions:</u>		<u>Prepare to normalize</u> <u>multiplier in PH5</u>
	<u>Enable signal (S/SXD)</u>	<u>(S/SXD) = PH4 O6 NDSN + ...</u>	<u>Preset adder for D → S</u> <u>in PH5</u>
	<u>Set flip-flop SW2</u>	<u>S/SW2 = (S/SW2/1) + ...</u> <u>(S/SW2/1) = PH4 O6 NDSN + ...</u> <u>R/SW2 = ...</u>	<u>SW2 indicates that</u> <u>A → D will be per-</u> <u>formed in PH5</u>
	<u>Branch to Box PH5</u>	<u>S/NPH5 = N(S/PH5)</u> <u>(S/PH5) = PH4 O6 NDSN + ...</u> <u>R/NPH5 = ...</u>	
		<u>Mnemonic: FMS (3F, BF)</u> <u>FML (1F, 9F)</u>	

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L	<p><u>This phase is entered only if the multiplicand requires prenormalization. Phase is sustained until multiplicand is simple-normalized or found to be zero</u></p> <p><u>Perform the following functions during the first clock period:</u></p> <p><u>(A47-A71, A0-A31) ← →</u> <u>(D47-D71, D0-D31)</u></p> <p><u>(D47-D71, D0-D31) → →</u></p> <p><u>(S47-S71, S0-S31) × 16 ← →</u></p> <p><u>(A47-A71, A0-A27)</u></p> <p><u>Decrement exponent of product in E-register by one</u></p> <p><u>Set flip-flop RTZ if sum bus quantity is zero</u></p> <p><u>Enable signal (S/SXA)</u></p> <p><u>Perform the following functions during the second and following clock periods:</u></p> <p><u>If multiplicand is zero (RTZ), enable signal FPRR and branch to PH9</u></p> <p><u>If multiplicand is not zero and if it is not simple-normalized, shift the multiplicand toward normalization as follows:</u></p> <p><u>(A47-A71, A0-A31) → →</u> <u>(S47-S71, S0-S31) × 16 ← →</u> <u>(A47-A71, A0-A27)</u></p>	<p><u>DXA = PH5 SW2 + ...</u></p> <p><u>Adder logic set at PH4 clock</u></p> <p><u>AXSL4 = AXSL4/1</u></p> <p><u>AXSL4/1 = PH5 O6 N(S/PH6) + ...</u></p> <p><u>EDC7 = AXSL4/1 N(PH5 DIV) + ...</u></p> <p><u>S/RTZ = SZU SZL NSXADD</u> <u>NASPP PH5 + ...</u></p> <p><u>SZU = N(S47 + S48 + ... + S71)</u></p> <p><u>SZL = N(S0 + S1 + ... + S31)</u></p> <p><u>R/RTZ = PH1 + ASPP</u></p> <p><u>(S/SXA) = AXSL4/1 NFPRR + ...</u></p> <p><u>FPRR = PH5 O6 RTZ + ...</u></p> <p><u>FPRR = PH5 O6 RTZ + ...</u></p> <p><u>S/PH9 = FPRR</u></p> <p><u>R/PH9 = ...</u></p> <p><u>Adder logic set at previous clock</u></p> <p><u>AXSL4 = (AXSL4/1)</u></p> <p><u>(AXSL4/1) = PH5 O6 N(S/PH6) + ...</u></p> <p><u>N(S/PH6) = PH5 O6 NASN + ...</u></p>	<p><u>Save multiplier (at clock) shift multiplicand left one hexadecimal for first normalization try</u></p> <p><u>Exponent decremented to compensate for shift</u></p> <p><u>If sum bus is zero, multiplicand is zero, and therefore product is zero. The multiplication in PH7 will be bypassed</u></p> <p><u>Preset adder for A → S in next clock period</u></p> <p><u>Shift multiplicand left one hexadecimal for another attempt at normalization</u></p> <p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L (Cont.)	<p><u>Decrement exponent of product in E-register by one</u></p> <p><u>Sustain PH5 until multiplicand is simple-normalized. When normalization occurs (second clock of PH5 or later) perform the following functions:</u></p> <p><u>If multiplier (in D-register) is positive, enable signal (S/SXD)</u></p> <p><u>If multiplier is negative, enable signal (S/SXMD)</u></p> <p><u>Set flip-flop SW2</u></p> <p><u>Branch to Box PH6</u></p>	<p>$EDC7 = AXSL4/1 N(PH5 DIV) + \dots$</p> <p>$S/NPH5 = N(S/PH5)$</p> <p>$(S/PH5) = PH5 O6 N(S/PH6) NRTZ + \dots$</p> <p>$N(S/PH6) = PH5 O6 NASN + \dots$</p> <p>$R/NPH5 = \dots$</p> <p>$(S/SXD) = (S/SXAVD) ND46 + \dots$</p> <p>$(S/SXAVD) = PH5 O6 ASN NSW2 + \dots$</p> <p>$(S/SXMD) = (S/SXAVD) D46 + \dots$</p> <p>$S/SW2 = (S/SW2/1) + \dots$</p> <p>$(S/SW2/1) = PH5 O6 ASN NSW2 + \dots$</p> <p>$R/SW2 = \dots$</p> <p>$S/NPH6 = N(S/PH6)$</p> <p>$(S/PH6) = PH5 O6 ASN NSW2 + \dots$</p> <p>$R/NPH6 = \dots$</p>	<p><u>Exponent decremented to compensate for the shift</u></p> <p><u>Preset adder to gate absolute value of multiplier to sum bus in PH6</u></p> <p><u>SW2 indicates that $A \rightarrow D$ will be performed in PH6</u></p>
CPU PH5 or PH6; Box PH6; T8L	<p><u>This phase is entered from PH5 (multiplicand was not originally normalized) or from PH4 (multiplicand normalized, multiplier not normalized). Phase is sustained until multiplier is simple-normalized or found to be zero</u></p> <p><u>Perform the following functions during the first clock period:</u></p> <p><u>If entered from PH4, $(A47-A71, A0-A31) \rightarrow (S47-S71, S0-S31)$</u></p> <p><u>If entered from PH5, $(D47-D71, D0-D31) \rightarrow (S47-S71, S0-S31)$ and $(A47-A71, A0-A31) \not\rightarrow (D47-D71, D0-D31)$</u></p> <p><u>$(S47-S71, S0-S31) \times 16 \not\rightarrow (A47-A71, A0-A27)$</u></p>	<p><u>Adder logic set at PH4 clock</u></p> <p><u>Adder logic set at PH5 clock</u></p> <p>$DXA = PH6 SW2 + \dots$</p> <p>$AXSL4 = AXSL4/1$</p> <p>$AXSL4/1 = PH6 O6 N(S/PH7) + \dots$</p>	<p><u> Multiplier \rightarrow sum bus</u></p> <p><u> Multiplier \rightarrow sum bus</u></p> <p><u>Simple-normalized multiplicand $\not\rightarrow$ D-register</u></p> <p><u>Shift multiplier left one hexadecimal for first try at normalization</u></p>
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6; T8L (Cont.)	<u>Decrement exponent of product in E-register by one</u>	<u>EDC7 = AXSL4/1 N(PH5 DIV)</u>	<u>Exponent decremented to compensate for the shift</u>
	<u>Set flip-flop RTZ if sum bus quantity is zero</u>	<u>S/RTZ = SZU SZL NSXADD</u> <u>NASPP PH6 + ...</u>	<u>If sum bus is zero, multiplier is zero and therefore product is zero. The multiplication in PH7 will be bypassed</u>
		<u>SZU = N(S47 + S48 + ... + S71)</u> <u>SZL = N(S0 + S1 + ... + S31)</u>	
	<u>Enable signal (S/SXA)</u>	<u>R/RTZ = PH1 + ASPP</u> <u>(S/SXA) = AXSL4/1 NFPRR + ...</u> <u>FPRR = PH6 NPH5 RTZ + ...</u>	<u>Preset adder for A → S in next clock period</u>
	<u>Decrement count in F-register by one</u>	<u>FDC7 = PH6 MUL N(S/PH7) + ...</u>	<u>F-register holds 5 (if FMS) or 13 (if FML). These counts represent iterations. Two iterations are deleted for every hexadecimal shift required to normalize multiplier</u>
	<u>Perform the following functions during the second and following clock periods:</u>		
	<u>If multiplier is zero (RTZ), enable signal FPRR, branch to PH9</u>	<u>FPRR = PH6 NPH5 RTZ + ...</u> <u>S/PH9 = FPRR</u> <u>R/PH9 = ...</u>	
	<u>If multiplier is not zero and if it is not simple-normalized, shift the multiplier toward normalization as follows:</u>		
	<u>Enable signal (S/SXA)</u> <u>(A47-A71, A0-A31) →</u> <u>(S47-S71, S0-S31) × 16 →</u> <u>(A47-A71, A0-A27)</u>	<u>(S/SXA) = AXSL4/1 NFPRR + ...</u> <u>Adder logic set at previous clock</u>	<u>Preset adder for A → S</u> <u>Shift multiplier left one hexadecimal for another attempt at normalization</u>
		<u>AXSL4 = AXSL4/1</u> <u>AXSL4/1 = PH6 O6 N(S/PH7) + ...</u> <u>N(S/PH7) = PH6 O6 NASN + ...</u>	
	<u>Decrement exponent of product in E-register by one</u>	<u>EDC7 = AXSL4/1 N(PH5 DIV) + ...</u>	<u>Exponent decremented to compensate for the shift</u>
	<u>Decrement iteration count in F-register by one</u>	<u>FDC7 = PH6 MUL N(S/PH7) + ...</u>	<u>Delete number of iterations needed for multiplication by one</u>
			<u>Mnemonic: FMS (3F, BF)</u> <u>FML (1F, 9F)</u>


(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6; T8L (Cont.)	<p>Sustain PH6 until multiplier is simple-normalized. When simple-normalization occurs (second clock of PH6 or later), perform the following functions:</p> <p>Set flip-flop SW2 if product will be negative</p> <p>Branch to Box PH7</p>	$\begin{aligned} S/NPH6 &= N(S/PH6) \\ (S/PH6) &= PH6\ O6\ N(S/PH7) \\ &= NRTZ + \dots \\ N(S/PH7) &= PH6\ O6\ NASN + \dots \\ R/NPH6 &= \dots \\ S/SW2 &= (S/PH7)\ NPH7\ MUL \\ &= FPR + \dots \\ R/SW2 &= \dots \\ S/NPH7 &= N(S/PH7) \\ (S/PH7) &= PH6\ O6\ ASN\ DSN + \dots \\ R/NPH7 &= \dots \end{aligned}$	<p>FPR set in PH2 if operand signs are not alike</p> <p>Multiplication, iterations may proceed</p>
CPU PH5 or PH6; Box PH7; T8L*	<p>FMS: 14 clocks – two clocks for each multiplier normalization shift FML: 30 clocks – two clocks for each multiplier normalization shift Resume of register contents:</p>		
<div style="text-align: center;"> <p>A, B WILL EVENTUALLY HOLD MANTISSA PRODUCT</p> <p>BIT-PAIR LOGIC</p> <p>ITERATION COUNT ORIGINALLY 5 IF FMS OR 13 IF FML; NOW CONTAINS THESE AMOUNTS MINUS ONE COUNT FOR EACH HEX SHIFT REQUIRED FOR MULTIPLIER NORMALIZATION</p> <p>TENTATIVE UNBIASED EXPONENT OF PRODUCT</p> </div>			
<p>*If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L</p>	$\begin{aligned} FPCLN/1 &= NIOEN\ NIOIN + NFPRR \\ FPCLN/2 &= NT5EN \\ N(S/T8L) &= FAFL\ (IOACT + PH10) + \dots \end{aligned}$	<p>Floating point box continues operation after I/O service</p>	
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH7; T8L (Cont.)	<p><u>Perform the following functions during the first clock period of PH7:</u></p> <p><u>Enable signal MIT</u></p> <p><u>(S46-S71, S0-S31) →</u> <u>(A47-A71, A0-A31), B31, B30</u></p> <p><u>(B31-B50) → (B29-B48)</u></p> <p><u>Enable M1 and M2 according to state of FPR flip-flop</u></p> <p><u>Set flip-flop SW0</u></p> <p><u>Preset adder according to bit pair in B49, B48, and state of SW2</u></p>	<p><u>MIT = PH7 MUL N(F0 SW0)</u></p> <p><u>S/A47 = (S/A47/2) + ...</u> <u>(S/A47/2) = (G46 + PR46 NK46) BXBL2 + ...</u></p> <p><u>BXBL2 = MIT</u></p> <p><u>AXSR2 = MIT</u></p> <p><u>S/B30 = S31 BXBL2 + ...</u></p> <p><u>R/B30 = BX</u></p> <p><u>S/B31 = S30 BXBL2 + ...</u></p> <p><u>R/B31 = BX</u></p> <p><u>BXBL2 = MIT</u></p> <p><u>M1 = B49 NFPR NF1 + NB49 FPR NF1 + ...</u></p> <p><u>M2 = B48 NFPR NF1 + NB48 FPR NF1 + ...</u></p> <p><u>S/SW0 = NSW0 BXBL2 + ...</u> <u>BXBL2 = MIT</u></p> <p><u>R/SW0 = MIT + ...</u></p> <p><u>(S/SXA) = MIT (NM1 NM2 NSW2 + M1 M2 SW2)</u></p> <p><u>(S/SXAMD) = (S/SXAMD/1) + ...</u> <u>(S/SXAMD/1) = MIT M1 (M2 ⊕ SW2) + ...</u></p>	<p><u>Sustain multiply iterations until final clock of PH7</u></p> <p><u>No gating term to sum bus enabled during first clock period of PH7, therefore A-register and B31, B30 are cleared</u></p>  <p>901172A. 3962</p> <p><u>FPR is set if operand signs are unlike. M1 and M2 are enabled so that product is produced</u></p> <p><u>SW0 is true on all even-numbered clocks</u></p> <p><u>Preset adder for A → S in next clock period</u></p> <p><u>Preset adder for A - D → S in next clock period</u></p>
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH7; T8L (Cont.)	<p>Perform the following functions during the second and following clock periods of PH7 (except the last):</p> <p>Enable signal MIT</p> <p>$(A47-A71, A0-A31) \pm (D46-D71, D0-D31) \rightarrow (S47-S71, S0-S31)$</p> <p>or</p> <p>$(A47-A71, A0-A31) \rightarrow (S47-S71, S0-S31)$</p> <p>$(S46-S71, S0-S31) \rightarrow (A47-A71, A0-A31), B31, B30$</p> <p>$(B31-B50) \rightarrow (B29-B48)$</p> <p>Enable M1 and M2</p> <p>Toggle flip-flop SW0</p> <p>Preset adder according to bit pair in B49, B48 and state of SW2</p> <p>Set flip-flop SW2 if bit-pair weight of 3 or 4</p> <p>If bit-pair logic calls for 2 x multiplicand or 1 x multiplicand, shift D-register accordingly</p> <p>Decrement iteration count in (F0-F7) by one at every even-numbered clock</p> <p>Perform the following functions during the last clock period of PH7</p> <p>Disable MIT and MIT functions</p>	<p>$MIT = PH7 \text{ MUL } N(F0 \text{ SW0})$</p> <p>Adder logic set at previous clock</p> <p>Logic same as first clock period of PH7</p> <p>$FDC7 = PH6 \text{ MUL } N(S/PH7) + \dots$</p> <p>$(S/PH7) = MIT$</p> <p>$MIT = PH7 \text{ MUL } N(F0 \text{ SW0})$</p> <p>$MIT = PH7 \text{ MUL } N(F0 \text{ SW0})$</p>	<p>Sustain multiply iterations</p> <p>Adder logic set by previous bit pair and SW2</p> <p>Current partial sum shifted right two bit positions into A-register and B31, B30</p> <p>Preset adder for next partial sum</p> <p>Add one to next bit pair</p> <p>Preset partial product for addition to partial sum during next clock period</p> <p>F0 is a one because iteration count has been decremented below zero. SW0 is true during even clock periods</p>
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments																																																																																																																																				
CPU PH5 or PH6; Box PH7; T8L (Cont.)	<p>Set flip-flop SW2 if bit-pair weight of 3 or 4</p> <p>If bit-pair logic calls for 2 x multiplicand or 1 x multiplicand, shift D-register accordingly</p> <p>Sustain PH7</p> <p>Summary of control signals during PH7:</p>	$(S/SXAPD) = (S/SXAPD/1) + \dots$ $(S/SXAPD/1) = \text{MIT } N(SXAMD/1) \text{ } N(S/SXA) + \dots$ $S/SW2 = \text{MIT } M1 \text{ } N(S/SXAPD/1) \text{ } MUL + \dots$ $R/SW2 = \dots$ $DXDL1 = \text{MIT } N(M2 \oplus SW2) \text{ } NSW1$ $S/SW1 = \text{MIT } N(M2 \oplus SW2)$ $R/SW1 = NPH9$ $DXDR1 = \text{MIT } (M2 \oplus SW2) \text{ } SW1$ $S/NPH7 = N(S/PH7)$ $(S/PH7) = \text{MIT } + \dots$ $R/NPH7 = \dots$	<p>Preset adder for A + D → S in next clock period</p> <p>Effectively adds one to next bit pair</p> <p>Find 2 x multiplicand, providing 2 x multiplicand is not already in D-register (SW1 set)</p> <p>Restore original multiplicand in D-register, providing it is not already present (SW1 reset)</p>																																																																																																																																				
<table border="0" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;">(B49, NB49)</td> <td style="text-align: center;">(B48, NB48)</td> <td style="text-align: center;">WEIGHT</td> <td style="text-align: center;">ACTUAL IMPLEMENTATION</td> <td style="text-align: center;">1 → SW1</td> <td style="text-align: center;">D x 2 → D IF NSW1</td> <td style="text-align: center;">D x 1/2 → D IF SW1</td> <td style="text-align: center;">(S/SXAPD)</td> <td style="text-align: center;">(S/SXAMD)</td> <td style="text-align: center;">(S/SXA)</td> <td style="text-align: center;">1 → SW2</td> <td style="text-align: center;">BXBL2</td> </tr> <tr> <td style="text-align: center;">M1</td> <td style="text-align: center;">M2</td> <td style="text-align: center;">SW2</td> <td style="text-align: center;">}</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> <td style="text-align: center;">2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">2</td> <td style="text-align: center;">2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">3</td> <td style="text-align: center;">-1 +4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">3</td> <td style="text-align: center;">-1 +4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">4</td> <td style="text-align: center;">0 +4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td style="text-align: center;">CLOCK (N)</td> <td style="text-align: center;">CLOCK (N+1)</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>				(B49, NB49)	(B48, NB48)	WEIGHT	ACTUAL IMPLEMENTATION	1 → SW1	D x 2 → D IF NSW1	D x 1/2 → D IF SW1	(S/SXAPD)	(S/SXAMD)	(S/SXA)	1 → SW2	BXBL2	M1	M2	SW2	}									0	0	0	0	0								0	0	1	1	1								0	1	0	1	1								0	1	1	2	2								1	0	0	2	2								1	0	1	3	-1 +4								1	1	0	3	-1 +4								1	1	1	4	0 +4													CLOCK (N)	CLOCK (N+1)					
(B49, NB49)	(B48, NB48)	WEIGHT	ACTUAL IMPLEMENTATION	1 → SW1	D x 2 → D IF NSW1	D x 1/2 → D IF SW1	(S/SXAPD)	(S/SXAMD)	(S/SXA)	1 → SW2	BXBL2																																																																																																																												
M1	M2	SW2	}																																																																																																																																				
0	0	0	0	0																																																																																																																																			
0	0	1	1	1																																																																																																																																			
0	1	0	1	1																																																																																																																																			
0	1	1	2	2																																																																																																																																			
1	0	0	2	2																																																																																																																																			
1	0	1	3	-1 +4																																																																																																																																			
1	1	0	3	-1 +4																																																																																																																																			
1	1	1	4	0 +4																																																																																																																																			
					CLOCK (N)	CLOCK (N+1)																																																																																																																																	

901172A. 3963

Mnemonic: FMS (3F, BF)
FML (1F, 9F)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH7; T8L (Cont.)	<p><u>(S46-S71, S0-S31) →</u> <u>(A47-A71, A0-A31)</u></p> <p><u>Enable signal (S/SXA)</u></p> <p><u>Branch to Box PH8</u></p>	<p><u>AXS = PH7 N(S/PH7) MUL + ...</u> <u>(S/PH7) = MIT</u></p> <p><u>(S/SXA) = PH7 N(S/PH7) + ...</u></p> <p><u>S/NPH8 = N(S/PH8)</u> <u>(S/PH8) = PH7 N(S/PH7) + ...</u> <u>R/NPH8 = ...</u></p>	<p><u>Last partial sum is on the sum bus. Adder logic preset in previous clock period</u></p> <p><u>Preset adder for A → S in PH8</u></p>
CPU PH6; Box PH8; T8L	<p><u>One clock long</u> <u>A-register contains the absolute value of the result in the range</u> <u>$1/256 \leq result < 1/16$</u></p> <p><u>If the result is not simple-normalized, perform the following functions:</u> <u>(A47-A71, A0-A31)</u> <u>(S47-S71, S0-S31) x 16</u> <u>(A47-A71, A0-A27)</u> <u>(B31-B28) (A28-A31)</u></p> <p><u>Decrement exponent of product in E-register by one</u></p> <p><u>Enable signal FPRR and perform functions listed at end of this phase. If the result is simple-normalized and A47 is a one, perform the following functions:</u> <u>(A47-A71, A0-A31) →</u> <u>(S47-S71, S0-S31) x 1/16 →</u> <u>(A51-A71, A0-A31)</u></p>	<p><u>Adder logic set at PH7 clock</u> <u>AXSL4 = AXSL4/1</u> <u>AXSL4/1 = PH8 NDIV NASN + ...</u> <u>S/A28 = B31 A2831XB + ...</u></p> <p><u>S/A31 = B28 A2831XB + ...</u> <u>A2831XB = PH8 MUL NASN</u> <u>R/A28-A31 = AX/L + ...</u></p> <p><u>EDC7 = AXSL4/1 N(PH5 DIV) + ...</u></p> <p><u>FPRR = PH8 NDIV NA5255Z + ...</u></p> <p><u>Adder logic set at PH7 clock</u> <u>AXSR4 = AXSR4/1</u> <u>AXSR4/1 = PH8 NDIV A47 + ...</u></p>	<p><u>Shift A-register product to normalize it. Product in remainder of B-register will be lost</u></p> <p><u>Compensate for the shift</u></p> <p><u>Prepare to send result to CPU</u> <u> Result equals 1 in this case, and must be shifted right to represent a legal floating point number</u></p>
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
<p>CPU PH6; Box PH8; T8L (Cont.)</p>	<p><u>Increment exponent of result by one</u></p> <p><u>Enable signal FPRR and perform functions listed at end of this phase</u></p> <p><u>If the result is simple-normalized and A47 is a zero, enable signal FPRR and perform functions listed at end of this phase</u></p> <p><u>FPRR functions:</u> Enable (CPU) PH7</p> <p>Set flip-flop MRQ</p> <p><u>Enable signal (S/SXA) if NFPR</u> <u>Enable signal (S/SXMA) if FPR</u></p> <p><u>Set Box PH9</u></p>	<p><u>EUC7 = NPH5 AXSR4/1 + ...</u></p> <p><u>FPRR = PH8 NDIV ASN + ...</u></p> <p><u>FPRR = PH8 NDIV ASN + ...</u></p> <p>S/PH7 = PH6 NBR NIOEN + ... NBR = NBRPH6 ... NBRPH6 = N(FAFL PH6 NFPRR) + ... R/PH7 = ...</p> <p>S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAFL PH6 NIOEN NBRPH6 + ... R/MRQ = ...</p> <p>(S/SXA) = FPRR NFPR + ... (S/SXMA) = FPRR FPR + ...</p> <p>S/PH9 = FPRR R/PH9 = ...</p>	<p><u>Compensate for the shift</u></p> <p><u>Prepare to send result to CPU</u></p> <p>Request for next instruction in sequence</p> <p><u>Preset adder logic to give result the proper polarity</u></p>
<p>CPU PH7; Box PH9; T8L</p>	<p>One clock long. <u>Entered from PH5 if multiplicand is zero, from PH6 if multiplier is zero, or from PH8</u></p> <p>(A47-A71, A0-A31) → or -(A47-A71, A0-A31) → (S47-S71, S0-S31)</p> <p><u>Transfer (S0-S31) to (FP0-FP31) lines providing none of the following conditions are present:</u></p> <p>FMS or FML with odd R field in effect</p> <p><u>Result is equal to zero</u></p>	<p><u>Adder logic set at PH5, PH6, or PH8 clock</u></p> <p>FPXSL = NFPDIS PH9 FPRD NRTZ N(FEUF NFZ) + ...</p> <p>FPRD = NO2 + MUL NR31</p> <p>RTZ</p>	<p><u>Mantissa of result, in proper polarity, transferred to sum bus</u></p> <p><u>LSW of floating point result</u></p>
			<p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH7; Box PH9; T8L (Cont.)	<u>Exponent underflow with FZ equal to zero</u>	<u>FEUF = E0 NE1 NRTZ</u> <u>N(B65 NO6 FS NFZ)</u>	<u>Exponent was decremented below zero</u>
	<u>If one of the above conditions exists, transfer zeros to (FP0-FP31)</u>		<u>No gating term enabled</u>
	<u>(FP0-FP31) → (B0-B31)</u>	<u>BXFP = FAFL PH7 + ...</u>	<u>LSW of floating point result</u>
	<u>Reset flip-flop NSXBF</u>	<u>S/NSXBF = N(S/SXB)</u> <u>(S/SXB) = FAFL PH7 + ...</u> <u>R/NSXBF = ...</u>	<u>Preset logic for B → S in PH8</u>
	<u>Force a one on private memory address line LR31</u>	<u>S/NLR31F = N(S/LR31)</u> <u>(S/LR31) = FAFL PH7 + ...</u> <u>R/NLR31F = ...</u>	<u>Select odd-numbered private memory address during PH10</u>
	<u>Set flip-flop RW if long format instruction and TRAP signal is not true</u>	<u>S/RW = (S/RW/FP)</u> <u>(S/RW/FP) = PH9 NTRAP FPRD + ...</u> <u>R/RW = ...</u>	<u>Prepare to send LSW of result to CPU</u>
	<u>Set flip-flop CC1 if exponent underflow has occurred and FZ is a one</u>	<u>S/CC1 = (S/CC1/3) + ...</u> <u>(S/CC1/3) = (S/CC1/FP) + ...</u> <u>(S/CC1/FP) = PH9 FEUF + ...</u> <u>R/CC1 = (F/CC1)</u>	
	<u>Set flip-flop CC2 if exponent underflow or overflow</u>	<u>S/CC2 = (S/CC2/3) + ...</u> <u>(S/CC2/3) = (S/CC2/FP) + ...</u> <u>(S/CC2/FP) = PH9 (FEUF + FEOF) + ...</u> <u>R/CC2 = (R/CC2)</u> <u>FEOF = NE0 E1 NRTZ</u>	
	<u>Enable TRAP signal if exponent underflow has occurred and FZ is a one, or if exponent overflow has occurred</u>	<u>TRAP = FEOF + FEUF FZ + ...</u>	<u>TRAP prevents RW from being set in PH9 and PH10</u>
	<u>Enable signal (S/SXA) if NFPR is true</u>	<u>(S/SXA) = PH9 NFPR + ...</u>	} <u>Preset adder to give result the proper polarity</u>
	<u>Enable signal (S/SXMA) if FPR is true</u>	<u>(S/SXMA) = PH9 FPR + ...</u>	
	<u>If FPR is true, transfer (NE0-NE7) → (E0-E7)</u>	<u>EXNE = PH9 FPR NTRAP</u> <u>N(FEUF NFZ)</u>	<u>A negative result requires an inverted exponent</u>
	<u>Branch to Box PH10</u>	<u>S/PH10 = PH9</u> <u>R/PH10 = ...</u>	
			<u>Mnemonic: FMS (3F, BF)</u> <u>FML (1F, 9F)</u>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH8; Box PH10; T8L	<p>One clock long $(B0-B31) \rightarrow (S0-S31) \rightarrow$ $(RW0-RW31)$</p> <p>If LSW of result is not equal to zero, set flip-flop SW0</p> <p>Reset flip-flop NSXBF</p> <p>Set flip-flop RW if <u>TRAP</u> signal is not true</p> <p>Set flip-flop DRQ</p> <p>$(A47-A71, A0-A31) \rightarrow$ or $-(A47-A71, A0-A31) \rightarrow$ $(S47-S71, S0-S31)$</p> <p>$S47 \rightarrow FP0$</p> <p>$NE1 \rightarrow FP1 (+64 \text{ bias})$ $(E2-E7) \rightarrow (FP2-FP7)$ $(S48-S71) \rightarrow (FP8-FP31)$</p> <p>$(FP0-FP31) \rightarrow (B0-B31)$</p> <p>Reset Box PH10</p>	<p>Logic set at PH7 clock</p> <p>$RWXS/0-RWXS/3 = RW \dots$</p> <p>$RW =$ Set at PH7 clock, if no trap condition and long format</p> <p>$S/SW0 = NS0031Z (S/SW0/NZ) + \dots$ $(S/SW0/NZ) = FAFL \text{ NO2 PH8}$</p> <p>$R/SW0 = RESET/A + \dots$</p> <p>$S/NSXBF = N(S/SXB)$ $(S/SXB) = FAFL \text{ PH8} + \dots$</p> <p>$R/NSXBF = \dots$</p> <p>$S/RW = (S/RW/FP)$ $(S/RW/FP) = PH10 \text{ NTRAP} + \dots$</p> <p>$R/RW = \dots$</p> <p>$S/DRQ = BRPH10 + \dots$ $BRPH10 = FAFL \text{ PH8} + \dots$</p> <p>$R/DRQ = \dots$</p> <p>Adder logic set at PH9 clock</p> <p>$FP0 = S47 \text{ FPXSU} + \dots$ $FPXSU = NFPDIS \text{ PH10 NRTZ}$ $N(FEUF \text{ NFZ})$</p> <p>$FP1 = NE1 \text{ FPXSU} + \dots$</p> <p>$FPXSU$</p> <p>$FPXSU$</p> <p>$BXFP = FAFL \text{ PH8} + \dots$</p> <p>$R/PH10 = \dots$</p>	<p>Transfer LSW of result to private memory register Ru1</p> <p>Used in PH10 for condition code settings</p> <p>Preset logic for $B \rightarrow S$ in PH10</p> <p>Prepare to send MSW of result to CPU</p> <p>Inhibits transmission of another clock until data release received from core memory. Request for next instruction mode in PH6</p> <p><u>MSW of mantissa</u> \rightarrow <u>sum bus</u></p> <p><u>MSW of result transferred to FP lines if result not equal to zero or if underflow with FZ = 0 does not exist</u></p> <p>MSW of result \rightarrow B-register</p> <p><u>Floating point box actions are finished</u></p> <p>Mnemonic: FMS (3F, BF) FML (1F, 9F)</p>

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments
CPU PH8; Box PH10; T8L (Cont.)	Branch to CPU PH10	S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ...	
CPU PH10; Box actions over; T8L	One clock long (B0-B31) → (S0-S31) → (RW0-RW31) Set flip-flop CC3 if floating point result is positive Set flip-flop CC4 if floating point result is negative ENDE functions	Adder logic set at PH8 clock RWXS/0-RWXS/3 = RW ... RW = Set at PH8 clock if no trap condition S/CC3 = SGTZ TESTS + ... SGTZ = (S0 + S1 + ... + S31 + SW0) NS0 TESTS = FAFL ENDE + ... R/CC3 = TESTS + ... S/CC4 = (S/CC4/2) TESTS + ... (S/CC4/2) = NFACOMP S0 + ... R/CC4 = TESTS + ...	SW0 is set when there is significance in LSW of result
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

FLOATING DIVIDE, SHORT (FDS; 3E, BE). FDS divides the contents of private memory register R by the effective word. If no floating point arithmetic occurs, the quotient is loaded into private memory register R.

FLOATING DIVIDE, LONG (FDL; 1E, 9E). FDL divides the contents of private memory registers R and Ru1 by the effective doubleword. R must be an even value for correct results. If no floating point arithmetic

fault occurs, the quotient is loaded into private memory registers R and Ru1 as a long format floating point number.

FLOATING DIVIDE PHASE SEQUENCE. Preparation phases for FDS are the same as the general PREP phases for word instructions, paragraph 3-59. FDL preparation phases are described in paragraph 3-59. Figure 3-170 shows the general method of FDS and FDL execution. Nonrestoring division (described in paragraph 3-68) is used during the actual divide iterations. Table 3-67 lists the detailed logic for execution of the floating multiply instructions.

A. TRANSFER OF OPERANDS:	$0 1001011 0000'0010'0000 \text{ NUMERATOR}$ $(2^{-7} \times 16^{11})$ $1 0111000 1111'1111'1000 \text{ DENOMINATOR}$ $(-2^{-9} \times 16^7)$
B. EXPONENT DIFFERENCING:	<p>EXPONENT SIGN BIT</p> \downarrow $01001011 = +75$ $10111000 = -(+71)$ $\underline{\hspace{1.5cm} 1} = (\text{FOR TWO'S COMPLEMENT})$ $00000100 = +4 \text{ (EXPONENT QUOTIENT)}$
C. PRENORMALIZATION OF OPERANDS: EXAMINE NUMERATOR MANTISSA AND DENOMINATOR MANTISSA:	$0 \text{ [shaded]} 0000'0010'0000 \text{ NUMERATOR } \neq 0, \text{ NOT SIMPLE NORMALIZED}$ $1 \text{ [shaded]} 1111'1111'1000 \text{ DENOMINATOR } \neq 0, \text{ NOT SIMPLE NORMALIZED}$
SIMPLE NORMALIZE NUMERATOR :	$0 \text{ [shaded]} 0000'0010'0000$  <p>SHIFT LEFT ONE HEX. DIGIT</p>
ADJUST EXPONENT QUOTIENT:	$00000100 \text{ EXPONENT QUOTIENT}$ $\underline{\hspace{1.5cm} -1}$ $0000011 \text{ NEW EXPONENT QUOTIENT}$
SIMPLE NORMALIZE DENOMINATOR:	$0 \text{ [shaded]} 0000'0000'1000$  <p>SHIFT LEFT TWO HEX. DIGITS</p>
ADJUST EXPONENT QUOTIENT:	$0000011 \text{ EXPONENT QUOTIENT}$ $\underline{\hspace{1.5cm} +10}$ $00010101 \text{ NEW EXPONENT QUOTIENT}$
D. DIVISION OF MANTISSAS:	$\begin{array}{r} 0 \text{ [shaded]} 0010'0000'0000 \\ 0 \text{ [shaded]} 1000'0000'0000 \\ \hline 0 \text{ [shaded]} 0100'0000'0000 \end{array} \text{ [MANTISSA PRODUCT]}$
E. STORAGE: BIAS EXPONENT:	$00000101 \text{ EXPONENT QUOTIENT}$ $\underline{\hspace{1.5cm} +10000000}$ $1000101 \text{ BIASED EXPONENT QUOTIENT}$
ASSIMILATE MANTISSA AND EXPONENT, CHANGE TO PROPER FORM AND STORE:	$0 1000101 0100'0000'0000 \text{ [PRODUCT]}$ \downarrow $1 0111011 1100'0000'0000 \text{ PRODUCT}$ $(-2^{-2} \times 16^5) =$ $(-2^2 \times 16^4)$

901172A. 3964

Figure 3-170. Floating Divide Implementation


Table 3-67. FDS, FDL Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RR</p> <p>(C) : Core memory operand MSW</p> <p>(D) : Core memory operand MSW</p> <p>Enable signal (S/SXNA)</p> <p>If long-format instruction is in effect perform the following functions:</p> <p>Force a one into P31</p> <p>Set flip-flop MRQ</p> <p>Enable clock T8</p> <p>FPCON → floating point box</p> <p><u>Set flip-flop PH1</u></p>	<p style="text-align: center;">Note</p> <p>Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.</p> <p>(S/SXNA) = FAFL PRE/34 + ...</p> <p>PUC31 = FAFL NO2 PRE3 NANLZ + ...</p> <p>S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAFL NO2 NANLZ PRE3 + ...</p> <p>R/MRQ = ...</p> <p>S/NT8L = N(S/T8L) (S/T8L) = FAFL NIOACT NPH10</p> <p>R/NT8L = ...</p> <p>FPCON = FAFL PRE3 + ...</p> <p><u>S/PH1 = FPCON NPH1</u></p> <p><u>R/PH1 = ...</u></p>	<p>Contents of private memory register R. MSW of numerator</p> <p>MSW of denominator</p> <p>MSW of denominator</p> <p>Preset adder for -A → S in PH1</p> <p>Prepare to obtain LSW of denominator</p> <p>Memory request for LSW of denominator. Inhibited if floating point option trap exists</p> <p>Clocks for remainder of floating point phases are T8 unless I/O service call is in effect (PH6)</p> <p>Start functions in floating point box</p> <p><u>Sets Box PH1</u></p>
CPU PH1; Box PH1; T8L	<p>One clock long</p> <p>(NA0-NA31) → (S0-S31)</p> <p>(NS0-NS31) → (FP0-FP31)</p> <p><u>FP0 → S46, S47</u></p> <p><u>(FP8-FP31) → (S48-S71)</u></p>	<p>Adder logic set at PH1 clock</p> <p>FPXS = NPH8 NDIS</p> <p><u>SXFP/U = S4607XFP</u></p> <p><u>S4607XFP = PH1 NFPDIS + ...</u></p> <p><u>SXFP/U = S4607XFP</u></p>	<p>Gate MSW of numerator to FP lines</p> <p><u>Sign of numerator → S46, S47</u></p> <p><u>Mantissa of numerator → (S48-S71)</u></p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
CPU PH1; Box PH1; T8L (Cont.)	(FP0-FP7) → (S0-S7)	<u>SXFP/4</u> = S4607XFP	<u>Exponent of numerator</u> → (S0-S7)
	Zeros → (S8-S31) →		<u>No gating term enabled</u>
	(S46-S71, S0-S31) →	<u>AXS</u> = PH1 + ...	
	(A46-A71, A0-A31)		
	Clear B-register	<u>BX</u> = PH1 + ...	
	Clear E-register	<u>EX</u> = PH1 + ...	
	Clear F-register	<u>FX</u> = PH1 + ...	
	D0 → FPCON → floating-point box	<u>FPCON</u> = FAFL PH1 D0 + ...	} Transfer sign of denominator to MWN in floating point box
	<u>FPCON</u> → MWN	<u>S/MWN</u> = FPCON PH1 <u>R/MWN</u> = PH1	
	If FDL is in effect, perform the following functions:		
Force a one on private memory address line LR31	(S/LR31) = FAFL NO2 PH1 + ...	Prepare to obtain LSW of numerator	
Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = FAFL NO2 PH1 + ... R/NAXRR = ...	Preset logic for RRu1 → A in PH2	
Enable signal (S/SXND)	(S/SXND) = FAFL PH1 + ...	Preset adder for ND → S in PH2	
Set flip-flop PH2	<u>S/PH2</u> = PH1 <u>R/PH2</u> = ...	<u>Box PH2</u>	
CPU PH2; Box PH2; T8L	One clock long		
	(ND0-ND31) → (S0-S31)	Adder logic set at PH1 clock	<u>MSW of denominator</u> → FP lines
	(NS0-NS31) → (FP0-FP31)	<u>FPXS</u> = NPH8 NDIS	<u>Sign of denominator</u> → S46, S47
	FP0 → S46, S47	<u>SXFP/U</u> = S4607XFP <u>S4607XFP</u> = PH2 NFPDIS + ...	<u>Mantissa of denominator</u> → (S48-S71)
	(FP8-FP31) → (S48-S71)	<u>SXFP/U</u> = S4607XFP	
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)



901172A. 3965

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L (Cont.)	<p><u>(FP0-FP7) → (S0-S7)</u></p> <p><u>Zeros → (S8-S31)</u></p> <p><u>(S46-S71, S0-S31) ↗</u></p> <p><u>(D46-D71, D0-D31)</u></p> <p><u>Set flip-flop FPR if operand signs are unlike</u></p> <p><u>If numerator is negative, (NA0-NA7) ↗ (A0-A7)</u></p> <p><u>Set flip-flop A8</u></p> <p><u>Set flip-flop D8 if denominator is negative</u></p> <p><u>Enable signal (S/SXAPD) if denominator is negative</u></p> <p><u>Enable signal (S/SXAMD) if denominator is positive</u></p> <p><u>If FML is in effect, perform the following functions:</u></p> <p><u>(RR0-RR31) ↗ (A0-A31)</u></p>	<p><u>SXFP/U = S4607XFP</u></p> <p><u>DXS = PH2 + ...</u></p> <p><u>S/FPR = PH2 O6 (MWN ⊕ A47) + ...</u></p> <p><u>R/FPR = PH1 + ...</u></p> <p><u>S/A0 = ...</u></p> <p><u>S/A1 = NA1 PH2 A0 + ...</u></p> <p>⋮</p> <p><u>S/A7 = NA7 PH2 A0 + ...</u></p> <p><u>R/A0-R/A7 = AX/L</u></p> <p><u>AX/L = AXL + ...</u></p> <p><u>AXL = PH2 A0 + ...</u></p> <p><u>S/A8 = PH2 NMUL + ...</u></p> <p><u>R/A8 = AX/L</u></p> <p><u>S/D8 = PH2 MWN + ...</u></p> <p><u>R/D8 = DX/L</u></p> <p><u>DX/L = DX + ...</u></p> <p><u>DX = PH2 + ...</u></p> <p><u>(S/SXAPD) = (S/SXAPD/1) + ...</u></p> <p><u>(S/SXAPD/1) = PH2 NMUL MWN + ...</u></p> <p><u>(S/SXAMD) = N(S/SXAPD)</u></p> <p><u>(S/SXAMD/2) = (S/SXAMD/2) + ...</u></p> <p><u>(S/SXAMD/2) = PH2 + ...</u></p> <p><u>AXRR = Set at PH1 clock</u></p>	<p><u>Exponent of denominator → (S0-S7)</u></p> <p><u>No gating term enabled</u></p>  <p>901172A.3966</p> <p>Signifies that intermediate result will be opposite in polarity to final result</p> <p>Uninverted exponent → (A0-A7)</p> <p><u>For PH3 use</u></p> <p><u>For PH3 use (for K7)</u></p> <p><u>For exponent arithmetic in PH3</u></p> <p><u>For exponent arithmetic in PH3</u></p> <p>LSW of numerator ↗ A-register</p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L (Cont.)	<p>Enable signal (S/SXNA)</p> <p>Set flip-flop DRQ</p> <p>Set flip-flop PH3</p>	<p>(S/SXNA) = FAFL PH2 + ...</p> <p>S/DRQ = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = FAFL NO2 PH2 + ...</p> <p>R/DRQ = ...</p> <p>S/PH3 = PH2</p> <p>R/PH3 = ...</p>	<p>Preset adder for -A → S in PH3</p> <p>Inhibits transmission of another clock until data release received from core memory (memory request made during PREP)</p> <p>Box PH3</p>
CPU PH3; Box PH3; T8L if short, DR if long	<p>One clock long</p> <p>(A0-A7) ± (D0-D7) → (S0-S7)</p> <p>→ (E0-E7)</p> <p>(NA0-NA31) → (S0-S31)</p> <p>(NS0-NS31) → (FP0-FP31)</p> <p><u>If FDL is being performed:</u> (FP0-FP31) → (A0-A31)</p> <p><u>If FDS is being performed:</u> Zeros → (A0-A31)</p> <p>(MB0-MB31) → (C0-C31) → (D0-D31) if FDL</p> <p>Enable signal (S/SXND)</p> <p>Set flip-flop PH4</p>	<p>Adder logic set at PH2 clock</p> <p>S/E0 = S0 PH3 + ...</p> <p>⋮</p> <p>S/E7 = S7 PH3 + ...</p> <p>R/E0-R/E7 = PH1 + ...</p> <p>Adder logic set at PH2 clock</p> <p>FPXS = NPH8 NDIS</p> <p>AXFP = PH3 NO2</p> <p>DXC = FAFL NO2 PH3 + ...</p> <p>(S/SXND) = FAFL PH3 + ...</p> <p>S/PH4 = PH3</p> <p>R/PH4 = ...</p>	<p>Arithmetic operation is performed that subtracts the uninverted denominator exponent from the uninverted numerator exponent. The E-register now holds the unbiased difference of the exponents</p> <p>LSW of numerator → FP lines if FDL. If FDS, action is meaningless</p> <p>LSW of numerator → A-register</p> <p>No gating term enabled</p> <p>LSW of denominator → C- and D-registers</p> <p>Preset adder for -D → S in PH4</p> <p>Box PH4</p>
CPU PH4; Box PH4; T8L	<p>One clock long</p> <p>(ND0-ND31) → (S0-S31)</p> <p>(NS0-NS31) → (FP0-FP31)</p>	<p>Adder logic set at PH3 clock</p> <p>FPXS = NPH8 NDIS</p>	<p>LSW of denominator if FDL. Meaningless if FDS</p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH4; Box PH4; T8L (Cont.)	<p><u>If FDL:</u> (FP0-FP31) → (S0-S31)</p> <p><u>If FMS:</u> Zeros → (S0-S31) (S0-S31) → (D0-D31)</p> <p>Clear condition code flip-flops</p> <p>Enable signal (S/SXB)</p> <p>Branch to CPU PH5</p> <p><u>If the denominator is simple-normalized, perform the following functions:</u></p> <p>Enable signal (S/SXA) if denominator positive</p> <p>Enable signal (S/SXMA) if denominator negative</p> <p>Branch to Box PH6</p> <p><u>If the denominator is not simple-normalized, perform the following functions:</u></p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop SW2</p> <p>Branch to Box PH5</p>	<p><u>SXFP/4</u> = S0031XFP + ...</p> <p><u>SXFP/A</u> = S0031XFP + ...</p> <p><u>S0031XFP</u> = PH4 NO2 NFPDIS</p> <p><u>DXS/L</u> = PH4 + ...</p> <p>R/CC = FAFL PH4 + ...</p> <p>(S/SXB) = FAFL PH4 + ...</p> <p>S/PH5 = PH4 NBR</p> <p>R/PH5 = ...</p> <p><u>DSN</u> = N(D47 D48 D49 D50 D51) N(ND47 ND4851Z)</p> <p>(S/SXA) = (S/SXAVA) NA47 + ...</p> <p>(S/SXAVA) = PH4 O6 DSN N(S/PH7) + ...</p> <p>(S/SXMA) = (S/SXAVA) A47 + ...</p> <p><u>S/NPH6</u> = N(S/PH6)</p> <p>(S/PH6) = PH4 O6 DSN N(S/PH7) + ...</p> <p>R/NPH6 = ...</p> <p>(S/SXD) = PH4 O6 NDSN + ...</p> <p>S/SW2 = (S/SW2/1) + ...</p> <p>(S/SW2/1) = PH4 O6 NDSN + ...</p> <p>R/SW2 = ...</p> <p><u>S/NPH5</u> = N(S/PH5)</p> <p>(S/PH5) = PH4 O6 NDSN + ...</p> <p>R/NPH5 = ...</p>	<p>No gating term enabled</p> <p><u>LSW of denominator (if FDL) or zeros (if FDS)</u> → D-register</p> <p>Preset logic for B → S in PH5</p> <p>CPU enters PH5. Floating point box may go to PH5 or PH6</p> <p>Preset adder to gate absolute value of denominator to sum bus</p> <p><u>Prepare to normalize denominator in PH5</u></p> <p>Preset adder for D → S in PH5</p> <p>SW2 indicates that A → D will be performed in PH5</p> <p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L	<p>This phase is entered only if the denominator requires prenormalization. Phase is sustained until denominator is simple-normalized or found to be zero</p> <p>Perform the following functions during the first clock period:</p> <p>(A47-A71, A0-A31) \rightarrow</p> <p>(D47-D71, D0-D31)</p> <p>(D47-D71, D0-D31) \rightarrow</p> <p>(S47-S71, S0-S31) $\times 16 \rightarrow$</p> <p>(A47-A71, A0-A27)</p> <p>Increment exponent of quotient in E-register by one</p> <p>Set flip-flop RTZ if sum bus quantity is zero</p> <p>Enable signal (S/SXA)</p> <p>Perform the following functions during the second and following clock periods:</p> <p>If denominator is zero (RTZ), enable signal FPRR, transfer B-register \rightarrow sum bus \rightarrow A-register, branch to PH9</p> <p>If denominator is not zero and if it is not simple-normalized, shift the multiplicand towards normalization as follows:</p> <p>(A47-A71, A0-A31) \rightarrow</p> <p>(S47-S71, S0-S31) $\times 16 \rightarrow$</p> <p>(A47-A71, A0-A27)</p>	<p>DXA = PH5 SW2 + ...</p> <p>Adder logic set at PH4 clock</p> <p>AXSL4 = AXSL4/1</p> <p>AXSL4/1 = PH5 O6 N(S/PH6) + ...</p> <p>EUC7 = PH5 DIV N(S/PH6) + ...</p> <p>S/RTZ = SZU SZL NSXADD NASPP PH5 + ...</p> <p>SZU = N(S47 + S48 + ... + S71)</p> <p>SZL = N(S0 + S1 + ... + S31)</p> <p>R/RTZ = PHI + ASPP</p> <p>(S/SXA) = AXSL4/1 NFPRR + ...</p> <p>FPRR = PH5 O6 RTZ + ...</p> <p>FPRR = PH5 O6 RTZ + ...</p> <p>SXB = FPRR DIV NSDIS + ...</p> <p>AXS = FPRR DIV + ...</p> <p>S/PH9 = FPRR</p> <p>R/PH9 = ...</p> <p>Adder logic set at previous clock</p> <p>AXSL4 = (AXSL4/1)</p> <p>(AXSL4/1) = PH5 O6 N(S/PH6) + ...</p>	<p>Save numerator (at clock)</p> <p>Shift denominator left one hexadecimal for first normalization try</p> <p>Exponent incremented to compensate for shift</p> <p>If sum bus is zero, denominator is zero, and division is not allowed. A trap will result</p> <p>Preset adder for A \rightarrow S in next clock period</p> <p>B-register (zeros) \rightarrow A-register</p> <p>Shift denominator left one hexadecimal for another attempt at normalization</p> <p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L (Cont.)	<p><u>Increment exponent of product in E-register by one</u></p> <p><u>Sustain PH5 until denominator is simple-normalized. When normalization occurs (second clock of PH5, or later), perform the following functions:</u></p> <p><u>If numerator (in D-register) is positive, enable signal (S/SXD)</u></p> <p><u>If numerator is negative, enable signal (S/SXMD)</u></p> <p><u>Set flip-flop SW2</u></p> <p><u>Branch to Box PH6</u></p>	$\underline{N(S/PH6)} = PH5\ O6\ NASN + \dots$ $\underline{EUC7} = PH5\ DIV\ N(S/PH6) + \dots$ $\underline{S/NPH5} = N(S/PH5)$ $\underline{(S/PH5)} = PH5\ O6\ N(S/PH6)\ NRTZ + \dots$ $\underline{N(S/PH6)} = PH5\ O6\ NASN + \dots$ $\underline{R/NPH5} = \dots$ $\underline{(S/SXD)} = (S/SXAVD)\ ND46 + \dots$ $\underline{(S/SXAVD)} = PH5\ O6\ ASN\ NSW2 + \dots$ $\underline{(S/SXMD)} = (S/SXAVD)\ D46 + \dots$ $\underline{S/SW2} = (S/SW2/1) + \dots$ $\underline{(S/SW2/1)} = PH5\ O6\ ASN\ NSW2 + \dots$ $\underline{R/SW2} = \dots$ $\underline{S/NPH6} = N(S/PH6)$ $\underline{(S/PH6)} = PH5\ O6\ ASN\ NSW2 + \dots$ $\underline{R/NPH6} = \dots$	<p><u>Exponent incremented to compensate for shift</u></p> <p><u>Preset adder to gate absolute value of numerator to sum bus in PH6</u></p> <p><u>SW2 indicates that A \rightarrow D will be performed in PH6</u></p>
CPU PH5 or PH6; Box PH6; T8L	<p><u>This phase is entered from PH4 (denominator was simple-normalized) or from PH5 (denominator was not originally simple-normalized, but has been). Phase is sustained until numerator is simple-normalized or found to be zero</u></p> <p><u>Perform the following functions during the first clock period:</u></p> <p><u>If entered from PH4,</u> $\underline{ (A47-A71, A0-A31) \rightarrow (S47-S71, S0-S31)}$</p>	<p><u>Adder logic set at PH4 clock</u></p>	<p><u> Numerator \rightarrow sum bus</u></p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6; T8L (Cont.)	<p>If entered from PH5, $(D47-D71, D0-D31) \rightarrow$</p> <p>$(S47-S71, S0-S31)$ and $(A47-A71, A0-A31) \rightarrow$</p> <p>$(D47-D71, D0-D31)$</p> <p>If numerator is not simple-normalized: $(S47-S71, S0-S31) \times 16 \rightarrow$ $(A47-A71, A0-A27)$</p> <p>Decrement exponent of quotient in E-register by one</p> <p>Set flip-flop RTZ if sum bus quantity is zero</p> <p>Enable signal (S/SXA)</p> <p>If numerator is simple-normalized: $(S47-S71, S0-S31) \rightarrow$ $(A47-A71, A0-A31)$</p> <p>Branch to Box PH7</p> <p>Perform the following functions during the second and following clock periods:</p> <p>If numerator is zero (RTZ), enable signal FPRR, $(B47-B71, B0-B31) \rightarrow (S47-S71, S0-S31) \rightarrow (A47-A71, A0-A31)$, branch to PH9</p>	<p>Adder logic set at PH5 clock</p> <p>$DXA = PH6 SW2 + \dots$</p> <p>$AXSL4 = AXSL4/1$ $AXSL4/1 = PH6 O6 N(S/PH7) + \dots$ $N(S/PH7) = PH6 O6 ASN DSN + \dots$</p> <p>$EDC7 = AXSL4/1 N(PH5 DIV) + \dots$</p> <p>$S/RTZ = SZU SZL NSXADD$ $NASPP PH6 + \dots$</p> <p>$SZU = N(S47 + S48 + \dots + S71)$ $SZL = N(S0 + S1 + \dots + S31)$</p> <p>$R/RTZ = PH1 + ASPP$</p> <p>$(S/SXA) = AXSL4/1 NFPRR + \dots$ $FPRR = PH6 NPH5 RTZ$</p> <p>$AXS = PH6 O6 ASN DSN + \dots$</p> <p>$S/NPH7 = N(S/PH7)$ $(S/PH7) = PH6 O6 ASN DSN + \dots$ $R/NPH7 = \dots$</p> <p>$FPRR = PH6 NPH5 RTZ + \dots$ $SXB = FPRR DIV NSDIS + \dots$ $AXS = FPRR DIV + \dots$ $S/PH9 = FPRR$ $R/PH9 = \dots$</p>	<p>$\text{Numerator} \rightarrow \text{sum bus}$</p> <p>Simple-normalized denominator \rightarrow D-register</p> <p>Exponent decremented to compensate for the shift</p> <p>If sum bus is zero, numerator is zero and therefore quotient is zero. The division in PH8 will be bypassed</p> <p>Preset adder for A \rightarrow S in next clock period</p> <p>$\text{Numerator} \rightarrow$ A-register</p> <p>Both numerator and denominator have now been simple-normalized</p> <p>B-register (zeros) \rightarrow A-register</p>
			<p>Mnemonic: FDS(3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6; T8L (Cont.)	<p>If numerator is not zero and not simple-normalized, shift the numerator towards normalization as follows:</p> <p>Enable signal (S/SXA) $(A47-A71, A0-A31) \rightarrow$ $(S47-S71, S0-S31) \times 16 \rightarrow$ $(A47-A71, A0-A27)$</p> <p>Decrement exponent of quotient in E-register by one</p> <p>Sustain PH6 until numerator is simple-normalized. When simple-normalization occurs (first clock of PH6, or later), perform the following functions:</p> <p>$(S47-S71, S0-S31) \rightarrow$ $(A47-A71, A0-A31)$</p> <p>Branch to Box PH7</p>	<p>$(S/SXA) = AXSL4/1 \text{ NFPRR} + \dots$</p> <p>Adder logic set at previous clock</p> <p>$AXSL4 = AXSL4/1$</p> <p>$AXSL4/1 = PH6 \text{ O6 } N(S/PH7) + \dots$</p> <p>$N(S/PH7) = PH6 \text{ O6 } NASN + \dots$</p> <p>$EDC7 = AXSL4/1 \text{ N}(PH5 \text{ DIV}) + \dots$</p> <p>$S/NPH6 = N(S/PH6)$</p> <p>$(S/PH6) = PH6 \text{ O6 } N(S/PH7) \text{ NRTZ} + \dots$</p> <p>$N(S/PH7) = PH6 \text{ O6 } NASN + \dots$</p> <p>$R/NPH6 = \dots$</p> <p>$AXS = PH6 \text{ O6 } ASN \text{ DSN} + \dots$</p> <p>$S/NPH7 = N(S/PH7)$</p> <p>$(S/PH7) = PH6 \text{ O6 } ASN \text{ DSN} + \dots$</p> <p>$R/NPH7 = \dots$</p>	<p>Preset adder for $A \rightarrow S$</p> <p>Shift numerator left one hexadecimal for another attempt at normalization</p> <p>Exponent decremented by one to compensate for the shift</p> <p>$\text{Numerator} \rightarrow A$-register</p> <p>Both numerator and denominator have now been simple-normalized</p>
CPU PH6; Box PH7; T8L*	<p>One or two clocks long</p> <p>Perform the following functions if A47 (numerator sign bit) is a one:</p> <p>Set flip-flop A51</p> <p>Clear A-register</p> <p>*If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L</p>	<p>$S/A51 = PH7 \text{ DIV } A47 + \dots$</p> <p>$R/A51 = AX$</p> <p>$AX = PH7 \text{ DIV } A47 + \dots$</p> <p>$FPCLN/1 = NIOEN \text{ NIOIN} + \text{NFPRR}$</p> <p>$FPCLN/2 = NT5EN$</p> <p>$N(S/T8L) = FAFL \text{ (IOACT} + \text{PH10)} + \dots$</p>	<p>Since A-register contains numerator, $A47=1$ means that right-shift must be made. This case can only occur if original numerator was -1 or -1/16. A-register now holds +1</p> <p>Effectively shifts numerator right one hexadecimal</p> <p>Floating point box continues operation after I/O service</p>
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

(Continued)


Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
CPU PH6; Box PH7; T8L (Cont.)	<u>Increment exponent of quotient in E-register by one</u>	$EUC7 = PH7 \text{ DIV } A47 + \dots$	<u>To compensate for right shift</u>	
	<u>Sustain PH7 for one more clock</u>	$S/NPH7 = N(S/PH7)$ $(S/PH7) = PH7 \text{ DIV } A47 + \dots$		
		$R/NPH7 = \dots$		
	<u>Preset adder for $A - D \rightarrow S$ in PH8</u>	$(S/SXAPD) = (S/SXAPD/1) \text{ NDIT}$ $N(PH6 \text{ NO}6) + \dots$ $(S/SXAPD/1) = MWN \text{ DIV } (S/PH7) + \dots$	<u>If denominator is negative, preset adder for $A + D \rightarrow S$ in PH8</u>	
		$(S/SXAMD) = (S/SXAMD/1) + \dots$ $(S/SXAMD/1) = NMWN \text{ DIV } (S/PH7) + \dots$	<u>If denominator is positive, preset adder for $A - D \rightarrow S$ in PH8</u>	
	<u>Perform the following functions if A47 is a zero (first or second clock period of PH7):</u>		<u>If A47 is a zero, the numerator is less than +1</u>	
	<u>Enable signal DPP</u>	$DPP = PH7 \text{ DIV } NA47$	<u>Divide preparation signal</u>	
	<u>If FDS is being performed, set F-register to 23_{10}</u>	$S/F3 = DPP + \dots$ $S/F5 = DPP + \dots$ $S/F6 = DPP + \dots$ $S/F7 = DPP + \dots$	} <u>For divide iteration counting</u>	
	<u>If FDL is being performed, set F-register to 55_{10}</u>	$S/F2 = DPP \text{ NO}2 + \dots$ $R/F2-F7 = FX + \dots$		
	<u>Enable signal (S/SXA)</u>	$(S/SXA) = PH7 \text{ N}(S/PH7) + \dots$ $N(S/PH7) = PH7 \text{ DIV } NA47 + \dots$		
	<u>Set flip-flop SW1 if $numerator \geq denominator$</u>	$S/SW1 = K46 \text{ DPP DIV} + \dots$ $R/SW1 = NPH9$	<u>K46 is true only if this condition exists</u>	
	<u>Branch to Box PH8</u>	$S/PH8 = PH7 \text{ N}(S/PH7) + \dots$ $R/PH8 = \dots$		
				<u>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</u>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1; T8L	<p><u>PH8, SW1. This subphase is entered only if the absolute value of numerator is greater than or equal to the absolute value of the denominator. One clock long if entered</u></p> <p><u>(A47-A71, A0-A31) →</u></p> <p><u>(S47-S71, S0-S31) × 1/16 →</u></p> <p><u>(A51-S71, A0-A31), (B48-B51)</u></p> <p><u>Increment exponent of quotient in E-register by one</u></p> <p><u>Reset flip-flop SW1</u></p> <p><u>Enable signal (S/SXA)</u></p> <p><u>Sustain Box PH8</u></p>	<p><u>Adder logic set at last PH7 clock</u></p> <p><u>AXSR4 = AXSR4/1</u></p> <p><u>AXSR4/1 = PH8 SW1 DIV + ...</u></p> <p><u>S/B48 = (S/B48/1) + ...</u></p> <p>⋮</p> <p><u>S/B51 = (S/B51/1) + ...</u></p> <p><u>(S/B48/1) = S28 PH8 DIV SW1 + ...</u></p> <p>⋮</p> <p><u>(S/B51/1) = S31 PH8 DIV SW1 + ...</u></p> <p><u>R/B48-B51 = BXFP + ...</u></p> <p><u>EUC7 = AXSR4/1 NPH5 + ...</u></p> <p><u>R/SW1 = NPH9</u></p> <p><u>(S/SXA) = PH8 DIV SW1 + ...</u></p> <p><u>S/NPH8 = N(S/PH8)</u></p> <p><u>(S/PH8) = PH8 NFPRR + ...</u></p> <p><u>R/NPH8 = ...</u></p>	<p><u>Shift numerator so that it is smaller than denominator in preparation for division operation</u></p> <p><u>To compensate for right shift</u></p> <p><u>Preset adder for A → S in PH8. NSW1</u></p>



901172A.3967

Mnemonic: FDS (3E, BE)
FDL (1E, 9E)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1; T8L (Cont.)	<p>Perform the following functions during the first clock period of PH8:</p> <p>Enable signal DIT</p> <p>Enable signal DIT/1</p> <p>(A47-A71, A0-A31) →</p> <p>(S47-S71, S0-S31)</p> <p>(S48-S71, S0-S31) x 2 →</p> <p>(A47-A71, A0-A30)</p> <p>(B48 → A31)</p> <p>(B49-B31) → (B48-B30)</p> <p>Set flip-flop SW0 if FDL</p> <p>If denominator is negative, preset adder for A + D → S in second clock period of PH6</p> <p>If denominator is positive, preset adder for A - D → S in second clock period of PH6</p> <p>Decrement iteration count in F-register by one</p> <p>Sustain PH8</p>	<p>DIT = PH8 DIV NSW1 NFO</p> <p>DIT/1 = PH8 DIV NSW1 NFPRR</p> <p>Adder logic set at previous clock</p> <p>AXSL1 = DIT/1</p> <p>S/A31 = AXSL1 B48 + ...</p> <p>R/A31 = PH6 NO6 + ...</p> <p>BXBL1 = DIT/1 + ...</p> <p>S/SW0 = BXBL1 NO2 + ...</p> <p>R/SW0 = DIT/1 + ...</p> <p>(S/SXAPD) = (S/SXAPD/2) + ...</p> <p>(S/SXAPD/2) = DIT MWN ...</p> <p>(S/SXAMD) = N(S/SXAPD) / (S/SXAMD/2) + ...</p> <p>(S/SXAMD/2) = DIT + ...</p> <p>FDC7 = DIT/1 + ...</p> <p>S/NPH8 = N(S/PH8)</p> <p>(S/PH8) = PH8 NFPRR + ...</p> <p>R/NPH8 = ...</p>	<p>High during all clocks except the final two</p> <p>High during all clocks except the final</p> <p>First iteration amounts to shifting numerator right one bit position so that first quotient bit produced is 2⁻¹ bit. A 2⁰ quotient bit is produced in this clock period but since the quotient is the absolute value of the actual quotient it is a zero and does not need to be clocked into B (B contains all zeros)</p> <p>First subtraction is numerator - denominator </p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1; T8L (Cont.)	<p>Perform the following functions during the second and following clock periods of PH8, except the last two</p> <p>Enable signal DIT</p> <p>Enable signal DIT/1 (except second to last and last clock periods)</p> <p>(A47-A71, A0-A31) →</p> <p>(S47-S71, S0-S31)</p> <p>(S47-S71, S0-S31) × 2 →</p> <p>(A47-A71, A0-A31)</p> <p>B48 → A31</p> <p>(B49-B31) → (B48-B30)</p> <p>Quotient bit → B31 if FDL</p> <p>or</p> <p>Quotient bit → B71 if FDS</p> <p>Set flip-flop SW0 if FDL</p> <p>If (K46 ⊕ SXADD ⊕ MWN), preset adder for A + D → S in next clock period</p> <p>If N(K46 ⊕ SXADD ⊕ MWN), preset adder for A - D → S in next clock period</p> <p>Decrement iteration count in F-register by one</p> <p>Sustain PH8</p>	<p>Logic same as PH8, first clock period</p> <p>S/B31 = BXBL1 K46 SW0</p> <p>R/B31 = DIT/1 + ...</p> <p>S/B71 = BXBL1 K46 NSW0</p> <p>R/B71 = DIT/1 + ...</p> <p>S/SW0 = BXBL1 NO2 + ...</p> <p>R/SW0 = DIT/1 + ...</p> <p>(S/SXAPD) = (S/SXAPD/2) + ...</p> <p>(S/SXAPD/2) = DIT (MWN ⊕ SXADD ⊕ K46)</p> <p>(S/SXAMD) = N(S/SXAPD) (S/SXAMD/2) + ...</p> <p>(S/SXAMD/2) = DIT + ...</p> <p>FDC7 = DIT/1 + ...</p> <p>S/NPH8 = N(S/PH8)</p> <p>(S/PH8) = PH8 NFPRR + ...</p> <p>R/NPH8 = ...</p>	<p>Residue of original numerator and quotient bits shift to the right as iterations progress</p> <p>K46 is a one if residue in A-register goes positive, signifying that divisor (denominator) could be successfully subtracted from residue (remainder)</p> <p>Next iteration will combine residue and divisor so that divisor has opposite polarity residue, bringing residue toward zero</p>
			<p>Mnemonic: FDS (3E, BE) FDL (1E, 9E)</p>

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1; T8L (Cont.)	<p><u>Perform the following functions during the second-to-last clock period of PH8:</u></p> <p><u>All of the above functions except (S/SXAPD) or (S/SXAMD)</u></p> <p><u>Perform the following functions during the last clock period of PH8:</u></p> <p><u>Enable signal FPRR</u></p> <p>Enable (CPU) PH7</p> <p>Set flip-flop MRQ</p> <p><u>(B47-B71, B0-B31) →</u> <u>(S47-S71, S0-S31) →</u> <u>(A47-A71, A0-A31)</u></p> <p><u>Enable signal (S/SXA) if NFPR</u></p> <p><u>Enable signal (S/SXMA) if FPR</u></p> <p><u>Set Box PH9</u></p>	<p><u>DIT = PH8 DIV NSW1 NF0</u></p> <p><u>FPRR = PH8 DIV F0 NF7 + ...</u></p> <p>S/PH7 = PH6 NBR NIOEN + ... NBR = NBRPH6 ... NBRPH6 = N(FAFL PH6 NFPRR) + ... R/PH7 = ...</p> <p>S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FAFL PH6 NIOEN NBRPH6 + ... R/MRQ = ...</p> <p><u>SXB = FPRR DIV NSDIS + ...</u></p> <p><u>AXS = FPRR DIV + ...</u></p> <p><u>(S/SXA) = FPRR NFPR + ...</u> <u>(S/SXMA) = FPRR FPR + ...</u></p> <p>S/PH9 = FPRR R/PH9 = ...</p>	<p><u>F0 is equal to a one at this time, and disables signal DIT</u></p> <p><u>Floating point result ready. B-register now contains quotient in range $1/16 \leq Q < 1$</u></p> <p>Request for next instruction in sequence</p> <p><u> Quotient → A-register</u></p> <p><u>Preset adder logic to give result the proper polarity</u></p>
CPU PH7; Box PH9; T8L	<p>One clock long. <u>Entered from PH5 if denominator is zero, from PH6 if numerator is zero, or from PH8</u></p>		
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
CPU PH7; Box PH9; T8L (Cont.)	(A47-A71, A0-A31) → or -(A47-A71, A0-A31) → (S47-S71, S0-S31)	(S/SXA) = FPRR NFPR or (S/SXMA) = FPRR FPR	} Set at pre- vious clock Mantissa of quotient, in proper polarity, trans- ferred to sum bus	
	Transfer (S0-S31) to (FP0-FP31) lines, providing none of the following conditions are present: <u>FDS in effect</u> <u>Numerator or denominator was equal to zero</u> <u>Exponent underflow with FZ equal to zero</u> <u>If one of the above conditions exists, transfer zeros to (FP0-FP31)</u> (FP0-FP31) → (B0-B31)	FPXSL = PH9 NFPDIS FPRD NRTZ N(FEUF NFZ) + ... NFPRD = O2 + ... RTZ (set in PH5 or PH6)		LSW of floating point result
	Reset flip-flop NSXBF	BXFP = FAFL PH7 + ... S/NSXBF = N(S/SXB) (S/SXB) = FAFL PH7 + ... R/NSXBF = ...	Exponent was decre- mented below zero No gating term enabled	
	Force a one on private memory address line LR31	S/NLR31F = N(S/LR31) (S/LR31) = FAFL PH7 + ... R/NLR31F = ...	LSW of floating point result	
	Set flip-flop RW if FDL and TRAP signal is not true	S/RW = (S/RW/FP) (S/RW/FP) = PH9 NTRAP FPRD + ... R/RW = ...	Preset logic for B → S in PH8	
	Set flip-flop CC1 if exponent underflow has occurred and FZ is a one	S/CC1 = (S/CC1/3) + ... (S/CC1/3) = (S/CC1/FP) + ... (S/CC1/FP) = PH9 FEUF + ... R/CC1 = (R/CC1)	Select private memory register Ru1 address during PH10	
	Set flip-flop CC2 if exponent underflow or overflow or divide by zero attempted	S/CC2 = (S/CC2/3) + ... (S/CC2/3) = (S/CC2/FP) + ... (S/CC2/FP) = PH9 (FEUF + FEOF + SW1) + ... R/CC2 = (R/CC2) FEOF = NE0 E1 NRTZ	Prepare to send LSW of result to CPU	
				Mnemonic: FDS (3E, BE) FDL (1E, 9E)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH7; Box PH9; T8L (Cont.)	<p>Enable TRAP signal if exponent underflow has occurred and FZ is a one, if exponent overflow has occurred, or if a divide by zero was attempted</p> <p>Enable signal (S/SXA) if NFPR is true</p> <p>Enable signal (S/SXMA) if FPR is true</p> <p>If FPR is true, transfer (NE0-NE7) \rightarrow (E0-E7)</p> <p>Branch to Box PH10</p>	<p>TRAP = FEUF FZ + FEOF + SW1 + ...</p> <p>(S/SXA) = PH9 NFPR + ...</p> <p>(S/SXMA) = PH9 FPR + ...</p> <p>EXNE = PH9 FPR NTRAP N(FEUF NFZ)</p> <p>S/PH10 = PH9</p> <p>R/PH10 = ...</p>	<p>TRAP prevents RW from being set in PH9 and PH10</p> <p>Preset adder to give result the proper polarity</p> <p>A negative result requires an inverted exponent</p>
CPU PH8; Box PH10; T8L	<p>One clock long (B0-B31) \rightarrow (S0-S31) \rightarrow (RW0-RW31)</p> <p>If LSW of result is not equal to zero, set flip-flop SW0</p> <p>Reset flip-flop NSXBF</p> <p>Set flip-flop RW if TRAP signal is not true</p> <p>Set flip-flop DRQ</p> <p>(A47-A71, A0-A31) \rightarrow or -(A47-A71, A0-A31) \rightarrow (S47-S71, S0-S31)</p>	<p>Logic set at PH7 clock</p> <p>RWXS/0-RWXS/3 = RW ...</p> <p>RW = Set at PH7 clock if no trap condition and long format</p> <p>S/SW0 = NS0031Z (S/SW0 NZ) (S/SW0/NZ) = FAFL NO2 PH8</p> <p>R/SW0 = RESET/A + ...</p> <p>S/NSXBF = N(S/SXB) (S/SXB) = FAFL PH8 + ...</p> <p>R/NSXBF = ...</p> <p>S/RW = (S/RW/FP) (S/RW/FP) = PH10 NTRAP + ...</p> <p>R/RW = ...</p> <p>S/DRQ = BRPH10 + ... BRPH10 = FAFL PH8 + ...</p> <p>R/DRQ = ...</p> <p>Adder logic set at PH9 clock</p>	<p>Transfer LSW of result to private memory register Ru1</p> <p>Used in PH10 for condition code settings</p> <p>Preset logic for B \rightarrow S in PH10</p> <p>Prepare to send MSW of result to CPU</p> <p>Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6</p> <p>MSW of mantissa \rightarrow sum bus</p>
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH8; Box PH10; T8L (Cont.)	$S47 \rightarrow FP0$ $NE1 \rightarrow FP1 (+64 \text{ bias})$ $(E2-E7) \rightarrow (FP2-FP7)$ $(S48-S71) \rightarrow (FP8-FP31)$ $(FP0-FP31) \rightarrow (B0-B31)$ Reset Box PH10 Branch to CPU PH10	$FP0 = S47 \text{ FPXSU} + \dots$ $FPXSU = \text{NFPDIS PH10 NRTZ N(FEUF NFZ)}$ $FP1 = NE1 \text{ FPXSU} + \dots$ $FPXSU$ $FPXSU$ $BXFP = \text{FAFL PH8} + \dots$ $R/PH10 = \dots$ $S/PH10 = \text{BRPH10 NCLEAR} + \dots$ $R/PH10 = \dots$	$\left. \begin{array}{l} \text{MSW of result transferred to FP lines if result not equal to zero or if underflow with FZ = 0 does not exist} \end{array} \right\}$ MSW of result \rightarrow B-register <u>Floating point box actions are finished</u>
CPU PH10; Box actions over; T8L	One clock long $(B0-B31) \rightarrow (S0-S31) \rightarrow$ $(RW0-RW31)$ Set flip-flop CC3 if floating point result is positive Set flip-flop CC4 if floating point result is negative ENDE functions	Adder logic set at PH8 clock $RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{Set at PH8 clock if no trap condition}$ $S/CC3 = \text{SGTZ TESTS} + \dots$ $SGTZ = (S0 + S1 + \dots + S31 + SW0) \text{ NS0} \dots$ $TESTS = \text{FAFL ENDE} + \dots$ $R/CC3 = \text{TESTS} + \dots$ $S/CC4 = (S/CC4/2) \text{ TESTS} + \dots$ $(S/CC4/2) = \text{NFACOMP S0} + \dots$ $R/CC4 = \text{TESTS} + \dots$	$\text{SW0 is set when there is significance in LSW of result}$
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

3-75 Family of Stack and Multiple Instructions (FAST)

GENERAL. Seven instructions are included in the family of stack and multiple instructions: Push Word (PSW), Pull Word (PLW), Push Multiple (PSM), Pull Multiple (PLM), Modify Stack Pointer (MSP), Load Multiple (LM), and Store Multiple (STM). The family is divided into six instruction categories determined by the logic used to implement these instructions. Each instruction is included in more than one category. The categories are as follows:

FAST – PSM, PSW, PLM, PLW, MSP

FAST/A – PSM, PSW, PLM, PLW

FAST/M – PSM, PLM, PSW, PLW, LM, STM

FAST/L – PLM, PLW, LM

FAST/S – PSM, PSW, STM

FAST/C – PSM, MSP

STACK POINTER DOUBLEWORD. All FAST instructions except LM and STM operate with a stack and a stack pointer doubleword. An area of consecutive memory locations reserved for a particular purpose is called a stack. Operands are stored, or pushed into the stack and loaded, or pulled from the stack on a last-in, first-out basis. The push instructions are PSW and PSM; the pull instructions are PLW and PLM. The location of each stack is defined by a stack pointer doubleword stored elsewhere in memory. The format of the stack pointer doubleword is shown below.

Bits 0 through 31 of the doubleword comprise stack pointer doubleword 0 (SPW0). Bits 0 through 15 of SPW0 are insignificant, and bits 15 through 31 indicate the address of the word currently at the top of the stack (TSA), that is, the highest numbered address in the stack as it exists at the time of the current instruction. In stack pointer doubleword


1 (SPW1), bit positions 33 through 47 contain the space count, that is, the number of word locations currently available in the region of memory allocated to the stack. Bit positions 49 through 63 contain the word count, that is, the number of words currently in the stack.

Bit 32 in SPW1 is the trap-on-space inhibit bit (TS), and is used to determine what the computer does if the current instruction would cause the space count to exceed $2^{15}-1$ or to be less than zero. If TS is zero and overflow or underflow occurs, the computer traps to location X'42' and the condition code remains unchanged. If TS is a one and overflow or underflow occurs, the computer sets condition code bit CC1 to a one and executes the next instruction in sequence.


Bit 48 of SPW1 is the trap-on-word inhibit bit (TW), and is used to determine what the computer does if the current instruction would cause the word count to exceed $2^{15}-1$ or to be less than zero. If TW is zero and overflow or underflow occurs, the computer traps to X'42' and the condition code remains unchanged. If TW is a one and overflow or underflow occurs, the computer sets condition code bit CC3 to a one and executes the next instruction in sequence.

If the push or pull instruction is successfully executed, condition code bits CC1 and CC3 are reset and condition code bits CC2 and CC4 are set to indicate the current status of the space and word counts. These bits both remain zero if the space and word count are both greater than zero. If the word count is zero, indicating that the stack is now empty, condition code bit CC4 is set. If the space count is zero, indicating that the stack is now full, condition code bit CC2 is set.

If the instruction is aborted, condition code bits CC2 and CC4 are set if the space count or word count was zero before the instruction was started.



Example. An example of a memory stack with the corresponding stack pointer doubleword is shown below.



PUSH WORD (PSW; 09, 89). The PSW instruction stores the contents of the private memory register specified in the R field into the top of the core memory stack defined by the stack pointer doubleword. The stack pointer doubleword is located at the address specified in the reference address field of the PSW instruction. The location in which the word is stored is the next higher core memory address than that specified by the top of stack address in the stack pointer doubleword. The current top of stack address in the stack pointer doubleword is incremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is decremented by one and the word count is incremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted or a trap routine is entered if allowed by the TS or TW inhibit bits. The condition code is then set as described under Stack Pointer Doubleword (page 3-438).

PUSH WORD PHASE SEQUENCE. Preparation phases for the PSW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-171 shows the simplified phase sequence for the PSW instruction. Table 3-68 lists the detailed logic sequence during all PSW execution phases. During the first pass through the phase 1 phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2, obtains the top of stack address, and stores the push word in core memory during two passes through PH6. From PH8 the instruction branches back to PH1/A to update and store the new top of stack address, word count, and space count. After PH1/G, PH9 is entered to obtain the address of the next instruction in sequence, and PH10 enables the ENDE operation to take place.




Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 1 of 3)





Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 2 of 3)



901172A.3163/3

Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-68. Push Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (C) : SPW1 (D) : SPW1 (B) : Program address (P) : SPW0 address (MC) : 1		Stack pointer double-word 1 Stack pointer double-word 1 Address of next instruction in sequence Location of bits 0 through 31 of stack pointer doubleword Macro-counter set to 1
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	<p>Preset conditions with PRE3</p> <p>Enable signal (S/SXDP1)</p> <p>Set flip-flop SW8</p> <p>Reset flip-flop NT11L</p>	<p>(S/SXDP1) = FUPSW (PRE3 + ...) + ...</p> <p>FUPSW = OU0 (O4 NO5) OL9 + ...</p> <p>S/SW8 = BRSW8 NRESET/A</p> <p>BRSW8 = (FAST PRE3) + ...</p> <p>(FAST PRE3) = OU0 (O4 NO5) PRE3</p> <p>S/NT11L = N(S/T11L)</p> <p>(S/T11L) = (FAST PRE3) + ...</p> <p>R/NT11L = ...</p>	<p>Preset adder for D plus 1 in PH1/A</p> <p>Set clock T11L for PH1/A</p>
PH1/A T11L	<p>One clock long</p> <p>$D + 1 \rightarrow S$</p> <p>Set SW3 if word count overflows</p> <p>Set SW5 if TS is 1</p> <p>Set SW6 if TW is 1</p> <p>Down align D-register</p> <p>Set flip-flop SW9</p> <p>Reset flip-flop NT8L</p> <p>Sustain PH1</p>	<p>PH1/A = PH1 SW8</p> <p>Adder logic set at last PREP clock</p> <p>S/SW3 = (S/SW3)</p> <p>(S/SW3) = (A16 ⊕ K16) FAST PH1/A + ...</p> <p>S/SW5 = (S/SW5)</p> <p>(S/SW5) = FAST PH1/A D0 + ...</p> <p>S/SW6 = (S/SW6)</p> <p>(S/SW6) = FAST PH1/A D16 + ...</p> <p>DXDR8 = FAST PH1/A + ...</p> <p>S/SW9 = SW8 STEP815</p> <p>STEP815 = NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FAST PH1</p> <p>R/NT8L = ...</p> <p>BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...</p>	<p>Add 1 to word count in SPW1 to check for overflow</p> <p>Word count overflows into adder bit 16</p> <p>Trap-on-space inhibit bit is in D0</p> <p>D16 contains trap-on-word inhibit bit TW</p> <p>Shift D-register 8 bits right as first half of 16-bit down alignment</p> <p>Set clock T8L for PH1/B</p> <p>Hold PH1 for PH1/B</p>
PH1/B T8L	<p>One clock long</p> <p>Down align D-register</p>	<p>PH1/B = PH1 SW9</p> <p>DXDR8 = FAST PH1/B + ...</p>	<p>Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31</p>
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/B T8L (Cont.)	<p>Enable signal (S/SXDM1)</p> <p>Set flip-flop SW10</p> <p>Reset flip-flop NT11L</p> <p>Sustain PH1</p>	<p>(S/SXDM1) = FUPSW PH1/B + ...</p> <p>S/SW10 = SW9 STEP815</p> <p>S/NT11L = N(S/T11L)</p> <p>(S/T11L) = FAST PH1/B</p> <p>R/NT11L = ...</p> <p>BRPH1/1 = FAST PH1 N(...)</p>	<p>Preset adder for D minus 1</p> <p>Set clock T11L for PH1/C</p> <p>Hold PH1 for PH1/C</p>
PH1/C T11L	<p>One clock long</p> <p>$D - 1 \rightarrow S$</p> <p>Force a zero into S16</p> <p>Set SW1 if space count underflows</p> <p>Set SW2 if new space count = 0</p> <p>Set flip-flop SW7</p> <p>Set flip-flop MRQ</p> <p>Reset flip-flop NMRQP1</p>	<p>PH1/C = PH1 SW10</p> <p>Adder logic set at PH1/B clock</p> <p>S16INH = FAST PH1/C</p> <p>S/SW1 = (S/SW1)</p> <p>(S/SW1) = (A16 ⊕ K16) FAST PH1/C + ...</p> <p>S/SW2 = (S/SW2)</p> <p>(S/SW2) = N(A16 ⊕ K16) S1631Z FAST PH1/C + ...</p> <p>S/SW7 = (S/SW7)</p> <p>(S/SW7) = FAST PH1/C NSW7 + ...</p> <p>S/MRQ = (S/MRQ/3) + ...</p> <p>(S/MRQ/3) = FAST PH1/C + ...</p> <p>R/MRQ = ...</p> <p>S/NMRQP1 = N(S/MRQ/3)</p> <p>R/NMRQP1 = ...</p>	<p>Decrement space count in D17 through D31 for underflow check only</p> <p>Inhibit TS</p> <p>Space count underflows into adder bit 16</p> <p>New space count = 0 if bits 16 through 31 of S-register = 0</p> <p>Request for core memory cycle</p> <p>Delay flip-flop for data release signal</p> <p>Go to PH2 if abort or first pass</p>
PH2 T5L	<p>One clock long</p> <p>Trap conditions:</p> <p>Set flip-flop TRAP if word count overflows and TW = 0 or if space count underflows and TS = 0</p> <p>Abort if SW1 or SW3 is set</p> <p>Set flip-flop DRQ</p>	<p>S/TRAP = (S/TRAP) NRESET</p> <p>(S/TRAP) = FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5</p> <p>S/FASTABORT = FAST PH2 SW1 + FAST PH2 SW3</p> <p>S/FASTF1 = SW3 + SW1</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = MRQP1 + ...</p> <p>R/DRQ = ...</p>	<p>SW3 is word count overflow, SW1 is space count underflow, NSW6 ⇒ TW = 0, NSW5 ⇒ TS = 0</p> <p>Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2</p> <p>Data request, inhibits transmission of another clock until data release received from core memory</p>
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 DR	<p>Sustained until data release (MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>If not aborted, reset flip-flop NCXS</p> <p>P : 1 ↗ P</p> <p>Set flip-flop MRQ if instruction aborted</p> <p>Set flip-flop DRQ if instruction aborted</p>	<p>CXMB = DG (data gate)</p> <p>DXC = FAST/A PH3</p> <p>S/NCXS = N(S/CXS) (S/CXS) = FAST/A PH3 NFASTF1 + ...</p> <p>R/NCXS = ...</p> <p>PUC31 = FAST/A PH3 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FASTABORT PH3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Top of stack address (SPW0) from memory → C-register</p> <p>Top of stack address ↗ D-register</p> <p>Preset for S → C in PH4</p> <p>Add to SPW0 address to obtain SPW1 address</p> <p>Request for core memory cycle.</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p>
PH4 T5L (DR if abort)	<p>One clock long</p> <p>(P0-P31) → (S0-S31)</p> <p>(S0-S31) → (C0-C31)</p> <p>If instruction not aborted, enable signal (S/SXD)</p> <p>Abort conditions: If SW1 or SW3 set, branch to PH9</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p>	<p>SXP = FAST PH4 NDIS + ...</p> <p>CXS set at PH3 clock</p> <p>(S/SXD) = FAST PH4 NBRPH9 + ...</p> <p>BRPH9 = FAST PH4 (SW1 + SW3)</p> <p>CXMB = DG</p> <p>DXC = FASTABORT PH4</p>	<p>Store SPW1 address in C-register</p> <p>Preset adder logic for D → S in PH5</p> <p>Branch to PH9 to set condition code</p> <p>Load SPW1 from memory into C-register</p> <p>Return SPW1 to D-register</p>
PH5 T5L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (P0-P31)</p> <p>Reset flip-flop NAXRR</p>	<p>Adder logic set at PH4 clock</p> <p>PXS = FAST/A PH5 + ...</p> <p>S/NAXRR = N(S/AXRR) (S/AXRR) = FAST/S PH5 + ...</p> <p>R/NAXRR = ...</p>	<p>Top of stack address (SPW0) ↗ P-register</p> <p>Preset for transfer of private memory R contents ↗ A-register in PH6</p>
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T5L	<p>One clock long (RR0-RR31) \rightarrow (A0-A31)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>$P + 1 \rightarrow P$</p> <p>$MC - 1 \rightarrow MC$</p> <p>Enable signal (S/SXA)</p> <p>Sustain PH6</p>	<p>AXRR set at PH5 clock</p> <p>S/MBXS = (S/MBXS) (S/MBXS) = FAST/S PH6 NMCZ</p> <p>S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) (S/DRQ) = (S/MBXS) + ...</p> <p>PUC31 = FAST/S PH6 + ...</p> <p>MCD7 = FAST/M PH6 NIOEN + ...</p> <p>(S/SXA) = FAST/S PH6 NMCZ</p> <p>BRPH6 = FAST/M PH6 NMCZ</p>	<p>Store private memory register R contents in A-register</p> <p>Preset for transfer of A-register contents to core memory in second PH6</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p> <p>Upcount P-register to obtain new top of stack address</p> <p>Decrement macro-counter by 1</p> <p>Preset adder logic for A \rightarrow S in second PH6</p> <p>Repeat PH6 to store contents of A-register in memory</p>
PH6 DR	<p>Sustained until data release (A0-A31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (MB0-MB31)</p> <p>Enable signal (S/SXC) if MC = 0</p>	<p>Adder logic set at first PH6 clock</p> <p>MBXS set at first PH6 clock</p> <p>(S/SXC) = FAST/S PH6 OU0 MCZ + ...</p>	<p>Store A-register contents in memory at new top of stack address</p> <p>Preset adder for C \rightarrow S in PH7</p>
PH7 T5L	<p>One clock long (C0-C31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (P0-P31)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at first PH6 clock</p> <p>PXS = FAST/A PH7 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/A PH7 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>SPW1 address \rightarrow S</p> <p>SPW1 address \rightarrow P</p> <p>Request for memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from memory</p>
PH8 DR	<p>Sustained until data release (MB0-MB31) \rightarrow (C0-C31)</p>	<p>CXMB = DG</p>	<p>SPW1 from core memory \rightarrow C-register</p>
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 DR (Cont.)	(C0-C31) → (D0-D31)	DXC = FAST/A PH8 + ...	SPW1 → D-register
	Zeros → (A0-A31)	AXZ = FAST (PH8 + ...)	Clear A-register for word count and space count
	Enable signal (S/SXDP1)	(S/SXDP1) = FUPSW (PH8 + ...)	Preset adder for D plus 1 in PH1/A
	Set flip-flop SW8	S/SW8 = NRESET BRSW8 BRSW8 = FAST/A PH8 + ...	
	Reset flip-flop NCXS	S/NCXS = N(S/CXS) (S/CXS) = FAST/A PH8 + ... R/NCXS = ...	Preset for S → C in PH1/A
	P - 1 → P	PDC31 = FAST/A PH8 + ...	Decrement P-register to obtain SPW0 address
	Reset flip-flop NT11L	S/NT11L = N(S/T11L) (S/T11L) = FAST PH8 + ... R/NT11L = ...	Set clock T11L for PH1/A
	Branch to PH1/A	BRPH1 = FAST/A PH8 + ... S/PH1 = BRPH1 NCLEAR	
PH1/A T11L	One clock long D + 1 → S	PH1/A = PH1 SW8 FAST Adder logic for D plus 1 set at PH8 clock	Update word count by adding 1 to SPW1 in D-register. Gate onto sum bus
	Force a zero into S16	S16 = (K16 ⊕ PR16) SXADD NS16INH S16INH = FAST PH1/A + ...	S16 (bit 48 of SPW1) is trap-on-word bit TW and not included in word count
	(S16-S31) → (C16-C31)	CXS set at PH8 clock	New word count into C-register bits 16 through 31
	Zeros → (C0-C15)	CXS/0 = CXS N(FAST PH1/A) CXS/1 = CXS N(FAST PH1/A)	S0-S15 not gated into C0-C15 because CXS/0 and CXS/1 are low
	Down align D-register	DXDR8 = FAST PH1/A + ...	Shift D-register 8 bits right as first half of 16-bit down alignment
	Set flip-flop SW9	S/SW9 = SW8 STEP815	
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/A T11L (Cont.)	Reset flip-flop NT8L Sustain PH1	S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 + ... R/NT8L = ... BRPH1/1 = FAST PH1 N(...)	Set clock T8L for PH1/B
PH1/B T8L	One clock long Down align D-register Enable signal (S/SXDM1) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... (S/SXDM1) = FUPSW PH1/B + ... S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1 + ... R/NT11L = ... BRPH1/1 = FAST PH1 N(...)	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31 Preset adder for D minus 1 in PH1/C Set clock T11L for PH1/C
PH1/C T11L	One clock long D - 1 → S Force a zero into S16 (S0-S31) → (A0-A31) (C0-C31) → (D0-D31) Reset flip-flop SW7 Set flip-flop MRQ Reset flip-flop NMRQP1 Reset flip-flop NT8L Set flip-flop SW11 Sustain PH1	PH1/C = PH1 SW10 Adder logic set for D minus 1 in PH1/B S16INH = FAST PH1/C AXS = FAST PH1/C SW7 DXC = FAST PH1/C + ... R/SW7 = (R/SW7) (R/SW7) = FAST PH1/C SW7 S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ... S/NT8L = N(S/T8L) + ... (S/T8L) = FAST PH1 R/NT8L = ... S/SW11 = SW10 STEP815 BRPH1/1 = FAST PH1 N [PH1C (NSW7 + SW3) + ...]	Update space count by subtracting 1 from D17-D31 S16 is now trap-on-space inhibit bit TS and is not included in space count Store new word count in D-register Store new word count in D-register Request for core memory cycle Delay flip-flop for data release signal Set clock T8L for PH1/D
			Mnemonic: PSW (09 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/D T8L	One clock long Up align A-register Set flip-flop DRQ Set flip-flop SW12	PH1/D = PH1 SW11 AXAL8 = FAST PH1/D + ... S/DRQ = MRQP1 + ... S/SW12 = SW11 STEP815	Shift A-register 8 bits left as first half of 16-bit up alignment Data request, inhibits transmission of another clock until data release received from core memory
PH1/E DR	Sustained until data release (MB0-MB31) → (C0-C31) Up align A-register Enable signal (S/SXAORD) Set flip-flop A0 if TS is 1 (SW5) Set flip-flop A16 if TW is 1 (SW6) Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ P + 1 → P Set flip-flop SW13	PH1/E = PH1 SW12 CXMB = DG AXAL8 = FAST PH1/E + ... (S/SXAORD) = FAST PH1/E + ... S/A0 = FAST PH1/E SW5 AXAL8 + ... S/A16 = FAST PH1/E SW6 AXAL8 + ... S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/E + ... R/MBXS = ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ... S/DRQ = (S/DRQ NCLEAR) (S/DRQ) = (S/MBXS) + ... R/DRQ = ... PUC31 = FAST PH1/E S/SW13 = SW12 STEP815	SPW0 → C-register Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A1 through A15 Preset adder for A OR D → S in PH1/F Set trap-on-space inhibit bit if set in original SPW1 Set trap-on-word inhibit bit if set in original SPW1 Preset for transfer of A OR D to core memory in PH1/F Request for core memory cycle Data request, inhibits transmission of another clock until data release from memory Increment P-register to obtain SPW1 address
PH1/F DR	Sustained until data release A _v D → S	PH1/F = PH1 SW13 Adder logic set at PH1/E clock	New word count in D-register and new space count in A-register → S

Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/F DR (Cont.)	(S0-S31) → (MB0-MB31)	MBXS set by PH1/E clock	Store new space count and word count in core memory at SPW1 location
	Set flip-flop MBXS	S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/F + ... R/MBXS = ...	Preset memory write
	Set flip-flop MRQ	S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Data request, inhibits another clock until data release received from core memory
	(C0-C31) ↗ (D0-D31)	DXC = FAST PH1/F + ...	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXDP1)	(S/SXDP1) = FUPSW (PH1/F + ...) + ...	Preset adder for D plus 1 in PH1/G
	P - 1 ↗ P	PDC31 = FAST PH1/F + ...	Decrement P-register to obtain SPW0 address
Set flip-flop SW14 Sustain PH1	S/SW14 = SW13 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...		
PH1/G DR	Sustained until data release D + 1 → S	PH1/G = SW14 PH1 Adder logic set at PH1/F clock	Add 1 to top of stack address in D-register to obtain new top of stack address
	(S0-S31) → (MB0-MB31) Branch to PH9	MBXS set by PH1/F clock BRPH9 = FAST PH1/G S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	Store new top of stack address in memory at SPW0 location
PH9 T5L	One clock long (B0-B31) → (S0-S31)	SXB = PXSXB NDIS + ... PXSXB = NFAFL NFAMDS PH9	Program address ↗ P-register via sum bus
			Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L (Cont.)	$(S0-S31) \rightarrow (P0-P31)$ Set condition code: Set CC3 if word count overflow and TW = 1 (SW6) Set CC1 if space count underflow and TS = 1 (SW5) Set CC2 if new space count = 0 Enable signal (S/SXD) if instruction aborted	$PXS = PXSXB + \dots$ $S/CC3 = (S/CC3/1) + \dots$ $(S/CC3/1) = FAST\ PH9\ SW3 + \dots$ $S/CC1 = (S/CC1/1) + \dots$ $(S/CC1/1) = FAST\ PH9\ SW1 + \dots$ $S/CC2 = (S/CC2/1) + \dots$ $(S/CC2/1) = (FASTNABORT\ PH9)\ SW2 + \dots$ $R/CC = FAST\ PH9 + \dots$ $(S/SXD) = FASTABORT\ PH9$	SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9 SW1 indicates space count underflow. If TS were 0, instruction would have trapped and not reached PH9 If instruction is successfully completed and stack is full, CC2 is set Inputs to reset sides of CC flip-flops to reset those not set by this instruction Preset adder for $D \rightarrow S$ in PH10
PH10 DR	Sustained until data release Normal ENDE If instruction aborted: Correct CC2 Force zeros in SGTZ, S16, and S0 Correct CC4	$S/CC2 = (S/CC2/4) + \dots$ $(S/CC2/4) = S0007Z\ S0815Z\ (FASTABORT\ ENDE)$ $SGTZ = N(FASTABORT\ ENDE)$ $S16 = N(FASTABORT\ ENDE)$ $S0 = N(FASTABORT\ ENDE)$ $S/CC4 = (S/CC4/2) + \dots$ $(S/CC4/2) = (FASTABORT\ ENDE)\ S1631Z$	Set CC2 if original space count (in D-register) = 0 To prevent setting CC3 S16 is TW inhibit bit. S0 is TS bit. Neither should be checked for zero Set CC4 if original word count (in D-register) = 0
			Mnemonic: PSW (09, 89)

PULL WORD (PLW; 08, 88). The PLW instruction loads the private memory register specified in the R field of the instruction with the word currently at the top of the core memory stack. The top of stack word is at the location specified in the top of stack address field in the stack pointer doubleword.

The current top of stack address in the stack pointer doubleword is decremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is incremented by one and the word count is decremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438)

to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TW or TS bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PULL WORD PHASE SEQUENCE. Preparation phases for the PLW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-172 shows the simplified phase sequence for the PLW instruction.

Table 3-69 lists the detailed logic sequence during all PLW execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2, obtains the top of stack address, reads the pull word from core memory, and stores the word in private memory during two passes through PH6. From PH8 the instruction branches back to PH1/A to update and store the new top of stack address, word count, and space count. After PH1/G, PH9 is entered to obtain the address of the next instruction in sequence, and PH10 enables the ENDE operation to take place.




Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 1 of 3)





Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 2 of 3)



901172A.3164/3

Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-69. Pull Word Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : SPW1</p> <p>(D) : SPW1</p> <p>(B) : Program address</p> <p>(P) : SPW0 address</p> <p>(MC) : 1</p>		<p>Stack pointer doubleword 1</p> <p>Stack pointer doubleword 1</p> <p>Address of next instruction in sequence</p> <p>Location of bits 0 through 31 of stack pointer doubleword</p> <p>Macro-counter set to 1</p>
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Preset conditions with PRE3: Enable signal (S/SXDM1) Set flip-flop SW8 Reset flip-flop NT11L	$(S/SXDM1) = FUPLW (PRE3 + \dots) + \dots$ $FUPLW = OU0 (O4 NO5) OLB$ $S/SW8 = BRSW8 NRESET/A$ $BRSW8 = FAST PRE3 + \dots$ $S/NT11L = N(S/T11L)$ $(S/T11L) = FAST PRE3 + \dots$	Preset adder for D minus 1 in PH1/A Set clock T11L for PH1/A
PH1/A T11L	One clock long $D - 1 \rightarrow S$ Force a zero into S16 Set SW3 if word count underflows Set SW5 if TS is 1 Set SW6 if TW is 1 Down align D-register Set SW4 if word count = 0 Set flip-flop SW9 Reset flip-flop NT8L Sustain PH1	$PH1/A = PH1 SW8$ Adder logic set at last PREP clock $S16INH = FAST PH1/A$ $S/SW3 = (S/SW3)$ $(S/SW3) = (A16 \oplus K16) FAST PH1/A$ $S/SW5 = (S/SW5)$ $(S/SW5) = FAST PH1/A D0 + \dots$ $S/SW6 = (S/SW6)$ $(S/SW6) = FAST PH1/A D16 + \dots$ $DXDR8 = FAST PH1/A + \dots$ $S/SW4 = (S/SW4)$ $(S/SW4) = N(A16 \oplus K16) S1631Z$ $FAST PH1/A + \dots$ $S/SW9 = SW8 STEP815 + \dots$ $STEP815 = NBRSW8 NBRSW10 NBRSW11$ $NBRSW12 NBRSW13 NBRSW15$ $S/NT8L = N(S/T8L)$ $(S/T8L) = FAST PH1$ $R/NT8L = \dots$ $BRPH1/1 = FAST PH1 N(NSW7 PH1/C)$ $+ \dots$	Subtract 1 from word count in SPW1 to check for underflow Inhibit TW Word count underflows into adder bit 16 Trap-on-space inhibit bit is in D0 D16 contains trap-on-word inhibit bit TW Shift D-register 8 bits right as first half of 16-bit down alignment New word count = 0 if S16-S31 = 0 Set clock T8L for PH1/B Hold PH1 for PH1/B
PH1/B T8L	One clock long Down align D-register	$PH1/B = PH1 SW9$ $DXDR8 = FAST PH1/B + \dots$	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/B T8L (Cont.)	Enable signal (S/SXDP1) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	(S/SXDP1) = FUPLW PH1/B + ... S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1/B R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Preset adder for D plus 1 Set clock T11L for PH1/C Hold PH1 for PH1/C
PH1/C T11L	One clock long D + 1 → S Set SW1 if space count overflows Set flip-flop SW7 Set flip-flop MRQ Reset flip-flop NMRQP1	PH1/C = PH1 SW10 Adder logic set at PH1/B clock S/SW1 = (S/SW1) (S/SW1) = (A16 ⊕ K16) FAST PH1/C + ... S/SW7 = (S/SW7) (S/SW7) = FAST PH1/C NSW7 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C + ... R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Increment space count in D17 through D31 for overflow check only Space count overflows into adder bit 16 Request for core memory cycle Delay flip-flop for data release signal Go to PH2 if abort or first pass
PH2 T5L	One clock long Trap conditions: Set flip-flop TRAP if word count underflows and TW = 0 or if space count overflows and TS = 0 Abort if SW1 or SW3 is set Set flip-flop DRQ	S/TRAP = (S/TRAP) (S/TRAP) = FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5 S/FASTABORT = FAST PH2 SW1 + FAST PH2 SW3 S/FASTF1 = SW3 + SW1 S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + ... R/DRQ = ...	SW3 is word count underflow, SW1 is space count overflow, NSW6 ⇒ TW = 0, NSW5 ⇒ TS = 0 Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2 Data request, inhibits transmission of another clock until data release received from core memory
PH3 DR	Sustained until data release (MB0-MB31) → (C0-C31)	CXMB = DG (data gate)	Top of stack address from memory → C-register Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 DR (Cont.)	<p>$(C0-C31) \rightarrow (D0-D31)$</p> <p>$P + 1 \rightarrow P$</p> <p>Set flip-flop MRQ if instruction aborted</p> <p>Set flip-flop DRQ if instruction aborted</p>	<p>DXC = FAST/A PH3</p> <p>PUC31 = FAST/A PH3 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FASTABORT PH3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Top of stack address \rightarrow D-register</p> <p>Add 1 to SPW0 address to obtain SPW1 address</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p>
PH4 T5L (DR if abort)	<p>One clock long</p> <p>$(P0-P31) \rightarrow (S0-S31)$</p> <p>$(S0-S31) \rightarrow (A0-A31)$</p> <p>If instruction not aborted, enable signal (S/SXD)</p> <p>Abort conditions:</p> <p>If SW1 or SW3 set, branch to PH9</p> <p>$(MB0-MB31) \rightarrow (C0-C31)$</p> <p>$(C0-C31) \rightarrow (D0-D31)$</p>	<p>SXP = FAST PH4 NDIS</p> <p>AXS = FAST PH4</p> <p>(S/SXD) = FAST PH4 NBRPH9</p> <p>BRPH9 = FAST PH4 (SW1 + SW3)</p> <p>CXMB = DG</p> <p>DXC = FASTABORT PH4</p>	<p>Store SPW1 address in A-register</p> <p>Preset adder logic for $D \rightarrow S$ in PH5</p> <p>Branch to PH9 to set condition code</p> <p>Load SPW1 from memory into C-register</p> <p>Return SPW1 to D-register</p>
PH5 T5L	<p>One clock long</p> <p>$(D0-D31) \rightarrow (S0-S31)$</p> <p>$(S0-S31) \rightarrow (P0-P31)$</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at PH4 clock</p> <p>PXS = FAST/A PH5 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/L PH5</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = S/MRQ/2</p>	<p>Top of stack address (SPW0) \rightarrow P-register</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from memory</p>
PH6 DR 1st Pass	<p>Sustained until data release</p> <p>$(MB0-MB31) \rightarrow (C0-C31)$</p>	<p>CXMB = DG</p>	<p>Load pull word from top of stack address in memory \rightarrow C-register</p>
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 DR 1st Pass (Cont.)	<p>(C0-C31) \rightarrow (D0-D31)</p> <p>Set flip-flop RW</p> <p>P - 1 \rightarrow P</p> <p>MC - 1 \rightarrow MC</p> <p>Enable signal (S/SXD)</p> <p>Sustain PH6</p>	<p>DXC = FAST/L PH6 + ...</p> <p>S/RW = (S/RW) (S/RW) = FAST/L PH6 NMCZ + ...</p> <p>PDC31 = FAST/L PH6 OU0 + ...</p> <p>MDC7 = FAST/M PH6 NIOEN + ...</p> <p>(S/SXD) = FAST/L PH6 NMCZ + ...</p> <p>BRPH6 = FAST/M PH6 NMCZ + ...</p>	<p>Place pull word in D-register for transfer to private memory RW is private memory write flip-flop</p> <p>Decrement P-register to obtain new top of stack address</p> <p>Decrement macro-counter by 1</p> <p>Preset adder logic for D \rightarrow S in second PH6</p> <p>Repeat PH6 to store contents of D-register in private memory</p>
PH6 T5L 2nd Pass	<p>Sustained until data release (D0-D31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (RW0-RW31)</p> <p>Enable signal (S/SXA)</p>	<p>Adder logic set at first PH6 clock</p> <p>RWXS = RW</p> <p>(S/SXA) = FAST/L PH6 MCZ OU0 + ...</p>	<p>Transfer D-register contents to private memory via S-register</p> <p>Preset adder for A \rightarrow S in PH7</p>
PH7 T5L	<p>One clock long (A0-A31) \rightarrow (S0-S31) (S0-S31) \rightarrow (P0-P31)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at first PH6 clock</p> <p>PXS = FAST/A PH7 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/A PH7 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>SPW1 address \rightarrow S SPW1 address \rightarrow P</p> <p>Request for memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from memory</p>
PH8 DR	<p>Sustained until data release (MB0-MB31) \rightarrow (C0-C31)</p> <p>(C0-C31) \rightarrow (D0-D31)</p> <p>Zeros \rightarrow (A0-A31)</p> <p>Enable signal (S/SXDM1)</p>	<p>CXMB = DG</p> <p>DXC = FAST/A PH8 + ...</p> <p>AXZ = FAST (PH8 + ...)</p> <p>(S/SXDM1) = FUPLW (PH8 + ...) + ...</p>	<p>SPW1 from core memory \rightarrow C-register</p> <p>SPW1 \rightarrow D-register</p> <p>Clear A-register for word count and space count</p> <p>Preset adder for D minus 1 in PH1/A</p>
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 DR (Cont.)	Set flip-flop SW8	S/SW8 = NRESET BRSW8	Preset for S → C in PH1/A
	Reset flip-flop NCXS	BRSW8 = FAST/A PH8 + ... S/NCXS = N(S/CXS) (S/CXS) = FAST/A PH8 + ... R/NCXS = ...	
	P - 1 → P	PDC31 = FAST/A PH8 + ...	
	Reset flip-flop NT11L	S/NT11L = N(S/T11L) (S/T11L) = FAST PH8 + ... R/NT11L = ...	
	Branch to PH1/A	BRPH1 = FAST/A PH8 + ... S/PH1 = BRPH1 NCLEAR	
PH1/A T11L	One clock long D - 1 → S	PH1/A = PH1 SW8 FAST Adder logic for D minus 1 set at PH8 clock	Update word count by subtracting 1 from SPW1 in D-register. Gate onto sum bus
	Force a zero into S16	S16 = (K16 ⊕ PR16) SXADD NS16INH S16INH = FAST PH1/A + ...	S16 (bit 48 of SPW1) is trap-on-word inhibit bit TW, and is not included in word count
	(S16-S31) → (C16-C31)	CXS set at PH8 clock	New word count into C-register bits 17 through 31
	Zeros → (C0-C15)	CXS/0 = CXS N(FAST PH1/A) CXS/1 = CXS N(FAST PH1/A)	S0-S15 not gated into C0-C15 because CXS/0 and CXS/1 are low
	Down align D-register	DXDR8 = FAST PH1/A + ...	Shift D-register 8 bits right as first half of 16-bit down alignment
	Set flip-flop SW9	S/SW9 = SW8 STEP815	Set clock T8L for PH1/B
	Reset flip-flop NT8L	S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 + ... R/NT8L = ...	
Sustain PH1	BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...		
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/B T8L	One clock long Down align D-register Enable signal (S/SXDP1) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... (S/SXDP1) = FUPLW PH1/B + ... S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1 + ... R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW1 PH1/C) + ...	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31 Preset adder for D plus 1 in PH1/C Set clock T11L for PH1/C
PH1/C T11L	One clock long D + 1 → S Force a zero into S16 (S0-S31) → (A0-A31) (C0-C31) → (D0-D31) Reset flip-flop SW7 Set flip-flop MRQ Reset flip-flop NMRQP1 Reset flip-flop NT8L Set flip-flop SW11 Sustain PH1	PH1/C = PH1 SW10 Adder logic set for D plus 1 in PH1/B S16 = (K16 ⊕ PR16) PH1/A NS16INH S16INH = FAST PH1/C AXS = FAST PH1/C SW7 + ... DXC = FAST PH1/C + ... R/SW7 = (R/SW7) (R/SW7) = FAST PH1/C SW7 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ... S/NT8L = N(S/T8L) + ... (S/T8L) = FAST PH1 R/NT8L = ... S/SW11 = SW10 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Update space count by adding 1 to D17-D31 S16 is now trap-on-space inhibit bit TS, and is not included in space count Hold new space count in A-register Hold new word count in D-register Request for core memory cycle Delay flip-flop for data release signal Set clock T8L for PH1/D
PH1/D T8L	One clock long Up align A-register	PH1/D = PH1 SW11 AXAL8 = FAST PH1/D + ...	Shift A-register 8 bits left as first half of 16-bit up alignment
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/D T8L (Cont.)	Set flip flop DRQ Set flip-flop SW12	S/DRQ = (S/DRQ) NCLEAR S/DRQ = MRQP1 + ... R/DRQ = ... S/SW12 = SW11 STEP815	Data request, inhibits transmission of another clock until data release received from core memory
PH1/E DR	Sustained until data release (MB0-MB31) → (C0-C31) Up align A-register Enable signal (S/SXAORD) Set flip-flop A0 if TS is 1 (SW5) Set flip-flop A16 if TW is 1 (SW6) Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ P + 1 → P Set flip-flop SW13	PH1/E = PH1 SW12 CXMB = DG AXAL8 = FAST PH1/E + ... (S/SXAORD) = FAST PH1/E + ... S/A0 = FAST PH1/E SW5 AXAL8 + ... S/A16 = FAST PH1/E SW6 AXAL8 + ... S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/E + ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ... PUC31 = FAST PH1/E + ... S/SW13 = SW12 STEP815	SPW0 (TSA) → C-register Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A1 through A15 Preset adder for A OR D → S in PH1/F Set trap-on-space inhibit bit if set in original SPW1 Set trap-on-word inhibit bit if set in original SPW1 Preset for transfer of A OR D to core memory in PH1/F Request for core memory cycle Data request, inhibits transmission of another clock until data release from memory Increment P-register to obtain SPW1 address
PH1/F DR	Sustained until data release A OR D → S (S0-S31) → (MB0-MB31) Set flip-flop MBXS	PH1/F = PH1 SW13 Adder logic set at PH1/E clock MBXS set by PH1/E clock S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/F + ... R/MBXS = ...	New word count in D-register and new space count in A-register → S Store new space count and word count in core memory at SPW1 location Preset for memory write
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/F DR (Cont.)	<p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>(C0-C31) \rightarrow (D0-D31)</p> <p>Enable signal (S/SXDM1)</p> <p>P - 1 \rightarrow P</p> <p>Set flip-flop SW14</p> <p>Sustain PH1</p>	<p>S/MRQ = (S/MRQ)</p> <p>(S/MRQ) = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>DXC = FAST PH1/F + ...</p> <p>(S/SXDM1) = FUPLW (PH1/F + ...) + ...</p> <p>PDC31 = FAST PH1/F + ...</p> <p>S/SW14 = SW13 STEP815</p> <p>BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...</p>	<p>Request for core memory cycle</p> <p>Data request, inhibits another clock until data release received from core memory</p> <p>Top of stack address (SPW0) in C-register clocked into D-register</p> <p>Preset adder for D minus 1 in PH1/G</p> <p>Decrement P-register to obtain SPW0 address</p>
PH1/G DR	<p>Sustained until data release</p> <p>D - 1 \rightarrow S</p> <p>(S0-S31) \rightarrow (MBO-MB31)</p> <p>Branch to PH9</p>	<p>PH1/G = SW14 PH1</p> <p>Adder logic set at PH1/F clock</p> <p>MBXS set by PH1/F clock</p> <p>S/PH9 = BRPH9 NCLEAR + ...</p> <p>BRPH9 = FAST PH1/G</p>	<p>Subtract 1 from top of stack address in D-register to obtain new top of stack address</p> <p>Store new top of stack address in memory at SPW0 location</p>
PH9 T5L	<p>One clock long</p> <p>(B0-B31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (P0-P31)</p> <p>Set condition code:</p> <p>Set flip-flop CC3 if word count underflow and TW = 1 (SW6)</p> <p>Set flip-flop CC1 if space count overflow and TS = 1 (SW5)</p>	<p>SXB = PXSXB NDIS</p> <p>PXSXB = NFAFL NFAMDS PH9</p> <p>PXS = PXSXB</p> <p>S/CC3 = (S/CC3/1) + ...</p> <p>(S/CC3/1) = FAST PH9 SW3 + ...</p> <p>S/CC1 = (S/CC1/1) + ...</p> <p>(S/CC1/1) = FAST PH9 SW1 + ...</p>	<p>Program address \rightarrow P-register via sum bus</p> <p>SW3 indicates word count underflow. If TW were 0, instruction would have trapped and not reached PH9</p> <p>SW1 indicates space count overflow. If TS were 0, instruction could have trapped and not reached PH9</p>
			Mnemonic: PLW (08, 88)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L (Cont.)	Set flip-flop CC4 if new word count = 0 Enable signal (S/SXD) if instruction aborted	$S/CC4 = (S/CC4/1) + \dots$ $(S/CC4/1) = (FASTABORT PH9) SW4 + \dots$ $R/CC = FAST PH9 + \dots$ $(S/SXD) = FASTABORT PH9$	If instruction is successfully completed and stack is empty, flip-flop CC4 is set Reset inputs to CC flip-flops to reset those not set in this phase Preset adder for D → S in PH10
PH10 DR	Sustained until data release Normal ENDE If instruction aborted: Correct CC2 Correct CC4 Force zeros into SGTZ, S0, and S16	$S/CC2 = (S/CC2/4) + \dots$ $(S/CC2/4) = S0007Z S0815Z (FASTABORT ENDE)$ $S/CC4 = (S/CC4/2) + \dots$ $(S/CC4/2) = (FASTABORT ENDE) S1631Z$ $SGTZ = N(FASTABORT ENDE)$ $S0 = N(FASTABORT ENDE)$ $S16 = N(FASTABORT ENDE)$	Set flip-flop CC2 if original space count (in D-register) = 0 Set flip-flop CC4 if original word count (in D-register) = 0 To prevent setting CC3 S0 is TS inhibit bit. S16 is TW inhibit bit. Neither should be checked for zero
			Mnemonic: PLW (08, 88)

PUSH MULTIPLE (PSM; OB, 8B). The PSM instruction stores the contents of a sequential set of private memory registers into the push-down stack defined by the stack pointer doubleword. The number of words to be pushed is indicated by the condition code. If the contents of all 16 private memory registers are to be pushed into the stack, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15. The first register to be pushed into the stack is the register specified in the R field of the instruction. The contents of the last register pushed become the contents of the new top of stack location.

The private memory register contents are stored in core memory in ascending order, beginning with the location plus 1 of the current top of stack address pointed to in the stack pointer doubleword and ending with the current top of stack address plus the condition code.

The current top of stack address in the stack pointer doubleword is incremented by the value of the condition code to


point to the new top of stack location. The space count in the stack pointer doubleword is decremented by the value of the condition code, and the word count is incremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count. If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW inhibit bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PUSH MULTIPLE PHASE SEQUENCE. Preparation phases for the PSM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-173 shows the simplified phase sequence for the PSM instruction. Table 3-70 lists the detailed logic sequence during all PSM execution phases. During the first pass through the phase 1 phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2 and obtains

the top of stack address before PH6. The instruction loops through PH6, storing words from private memory into core memory, the number of loops depending on the number of words to be pushed. When a zero value in the macro-counter indicates that the last word has been stored, the instruction proceeds to PH7, and from PH8 branches back to PH1/A. From PH1/A to PH1/G, the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After PH1/G, PH9 is entered to obtain the

address of the next instruction, and PH10 enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are involved in the push operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.



901172A.3165/1

Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 1 of 3)




Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 2 of 3)




Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-70. Push Multiple Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : SPW1</p> <p>(D) : SPW1</p> <p>(B) : Program address</p> <p>(P) : SPW0 address</p> <p>(A) : CC (number of words)</p> <p>(MC) : CC (number of words)</p> <p>Preset conditions with PRE3</p> <p>Enable signal (S/SXAPD)</p> <p>Set flip-flop SW8</p> <p>Reset flip-flop NT11L</p>	<p>(S/SXAPD) = FAST/C (PRE3 + ...) + ...</p> <p>S/SW8 = BRSW8 NRESET/A</p> <p>BRSW8 = FAST PRE3 + ...</p> <p>S/NT11L = N(S/T11L)</p> <p>(S/T11L) = FAST PRE3 + ...</p> <p>R/NT11L = ...</p>	<p>Stack pointer doubleword 1</p> <p>Stack pointer doubleword 1</p> <p>Address of next instruction in sequence</p> <p>Location of bits 0 through 31 of stack pointer doubleword</p> <p>A-register contains number of words</p> <p>Macro-counter set to number of words</p> <p>Preset adder for A plus D in PH1/A</p> <p>Set clock T11L for PH1/A</p>
PH1/A T11L	<p>One clock long</p> <p>$D + A \longrightarrow S$</p> <p>Force a zero into S16</p> <p>Set SW3 if word count overflows</p> <p>Set SW5 if TS is 1</p> <p>Set SW6 if TW is 1</p> <p>Down align D-register</p> <p>Set flip-flop SW9</p> <p>Reset flip-flop NT8L</p> <p>Sustain PH1</p>	<p>PH1/A = PH1 SW8</p> <p>Adder logic set at last PREP clock</p> <p>S16INH = FAST PH1/A</p> <p>S/SW3 = (S/SW3)</p> <p>(S/SW3) = (A16 \oplus K16) FAST PH1/A</p> <p>S/SW5 = (S/SW5)</p> <p>(S/SW5) = FAST PH1/A D0 + ...</p> <p>S/SW6 = (S/SW6)</p> <p>(S/SW6) = FAST PH1/A D16 + ...</p> <p>DXDR8 = FAST PH1/A + ...</p> <p>S/SW9 = SW8 STEP815</p> <p>STEP815 = NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FAST PH1</p> <p>R/NT8L = ...</p> <p>BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...</p>	<p>Add number of words to word count in SPW1 to check for overflow</p> <p>Inhibit TW</p> <p>Word count overflows into adder bit 16</p> <p>Trap-on-space inhibit bit is in D0</p> <p>D16 contains trap-on-word inhibit bit TW</p> <p>Shift D-register 8 bits right as first half of 16-bit down alignment</p> <p>Set clock T8L for PH1/B</p> <p>Hold PH1 for PH1/B</p>
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/B T8L	One clock long Down align D-register Enable signal (S/SXDMA) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... (S/SXDMA) = FAST/C PH1/B S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1/B R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 Preset adder for D minus A Set clock T11L for PH1/C Hold PH1 for PH1/C
PH1/C T11L	One clock long D - A → S Force a zero into S16 Set SW1 if space count underflows Set SW2 if new space count = 0 Set flip-flop SW7 Set flip-flop MRQ Reset flip-flop NMRQP1	PH1/C = PH1 SW10 Adder logic set at PH1/B clock S16INH = FAST PH1/C S/SW1 = (S/SW1) (S/SW1) = (A16 ⊕ K16) FAST PH1/C + ... S/SW2 = (S/SW2) (S/SW2) = N(A16 ⊕ K16) S1631Z FAST PH1/C + ... S/SW7 = (S/SW7) (S/SW7) = FAST PH1/C NSW7 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C + ... R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Subtract number of words from space count in D17 through D31 for underflow check only Inhibit TS Space count underflows into adder bit 16 New space count = 0 if bits 16 through 31 of S-register = 0 Request for core memory cycle Delay flip-flop for data release signal Go to PH2 if abort or first pass
PH2 T5L	One clock long Trap conditions: Set flip-flop TRAP if word count overflows and TW = 0 or if space count underflows and TS = 0	S/TRAP = (S/TRAP) (S/TRAP) = FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5	SW3 is word count overflow, SW1 is space count underflow, NSW6 ⇒ TW = 0, NSW5 ⇒ TS = 0
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L (Cont.)	<p>Abort if SW1 or SW3 is set</p> <p>Set flip-flop DRQ</p>	<p>S/FASTABORT = FAST PH2 SW1 + FAST PH2 SW3</p> <p>S/FASTF1 = SW3 + SW1</p> <p>S/DRQ = (S/DRQ)</p> <p>(S/DRQ) = MRQP1 + ...</p>	<p>Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2</p> <p>Data request, inhibits transmission of another clock until data release received from core memory</p>
PH3 DR	<p>Sustained until data release (MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>If not aborted, reset flip-flop NCXS</p> <p>P + 1 ↗ P</p> <p>Set flip-flop MRQ if instruction aborted</p> <p>Set flip-flop DRQ if instruction aborted</p>	<p>CXMB = DG (data gate)</p> <p>DXC = FAST/A PH3</p> <p>S/NCXS = N(S/CXS)</p> <p>(S/CXS) = FAST/A PH3 NFASTF1 + ...</p> <p>R/NCXS = ...</p> <p>PUC31 = FAST/A PH3 + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FASTABORT PH3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Top of stack address (SPW0) from memory → C-register</p> <p>Top of stack address ↗ D-register</p> <p>Preset for S → C in PH4</p> <p>Add 1 to SPW0 address to obtain SPW1 address</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p>
PH4 T5L (DR if abort)	<p>One clock long (P0-P31) → (S0-S31)</p> <p>(S0-S31) → (C0-C31)</p> <p>If instruction not aborted, enable signal (S/SXD)</p> <p>Abort conditions: If SW1 or SW3 set, branch to PH9 (MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p>	<p>SXP = FAST PH4 NDIS + ...</p> <p>CXS set at PH3 clock</p> <p>(S/SXD) = FAST PH4 NBRPH9 + ...</p> <p>BRPH9 = FAST PH4 (SW1 + SW3)</p> <p>CXMB = DG</p> <p>DXC = FASTABORT PH4</p>	<p>Store SPW1 address in C-register</p> <p>Preset adder logic for D → S in PH5</p> <p>Branch to PH9 to set condition code</p> <p>Load SPW1 from memory into C-register</p> <p>Return SPW1 to D-register</p>
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 T5L	<p>One clock long (D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (P0-P31)</p> <p>Reset flip-flop NAXRR</p>	<p>Adder logic set at PH4 clock</p> <p>PXS = FAST/A PH5 + ...</p> <p>S/NAXRR = N(S/AXRR) (S/AXRR) = FAST/S PH5 + ...</p> <p>R/NAXRR = ...</p>	<p>Top of stack address (SPW0) ↗ P-register</p> <p>Preset for transfer of private memory R contents ↗ A-register in PH6</p>
PH6 T5L 1st Pass	<p>One clock long (R0-RR31) ↗ (A0-A31)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>P + 1 ↗ P</p> <p>R + 1 ↗ R</p> <p>Reset flip-flop NAXRR</p> <p>MC-1 ↗ MC</p> <p>Enable signal (S/SXA)</p> <p>Enable signal IOEN6 if MC ≥ 4</p> <p>Sustain PH6</p>	<p>AXRR set at PH5 clock</p> <p>S/MBXS = (S/MBXS) (S/MBXS) = FAST/S PH6 NMCZ</p> <p>S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>PUC31 = FAST/S PH6 + ...</p> <p>RUC31 = FAST/S PH6</p> <p>S/NAXRR = N(S/AXRR) (S/AXRR) = FAST/S PH5 + ...</p> <p>R/NAXRR = ...</p> <p>MCD7 = FAST/M PH6 NIOEN + ...</p> <p>(S/SXA) = FAST/S PH6 NMCZ</p> <p>IOEN6 = FAST/A IOEN6/1 PH6 IOEN6/1 = NMC0005Z</p> <p>BRPH6 = FAST/M PH6 NMCZ</p>	<p>Store private memory register R contents in A-register</p> <p>Preset for transfer of A-register contents to core memory in second PH6</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p> <p>Upcount P-register to obtain new top of stack address</p> <p>Upcount R-register for next sequential private memory address</p> <p>Preset for transfer of private memory contents ↗ A-register</p> <p>Decrement number of words in macro-counter</p> <p>Preset adder logic for A → S in next PH6</p> <p>I/O service call enable</p> <p>Repeat PH6 to store contents of A-register in memory</p>
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 DR Not 1st Pass	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31) (S0-S31) → (MB0-MB31)</p> <p>Enable signal (S/SXC) if MC = 0</p> <p>$P + 1 \not\rightarrow P$</p> <p>$R + 1 \rightarrow R$</p> <p>$MC - 1 \not\rightarrow MC$</p> <p>(RR0-RR31) → (A0-A31)</p> <p>Set flip-flop MBXS if MC ≠ 0</p> <p>Set flip-flop MRQ if MC ≠ 0</p> <p>Set flip-flop DRQ if MC ≠ 0</p> <p>Reset flip-flop NAXRR</p> <p>Enable signal IOEN6 if MC ≥ 4</p> <p>Sustain PH6 if MC ≠ 0</p>	<p>Adder logic set at first PH6 clock</p> <p>MBXS set by first PH6 clock</p> <p>(S/SXC) = FAST/S PH6 OU0 MCZ + ...</p> <p>PUC31 = FAST/S PH6 + ...</p> <p>RUC31 = FAST/S PH6 + ...</p> <p>MCD7 = FAST/M PH6 NIOEN + ...</p> <p>AXRR set at last PH6 clock</p> <p>S/MBXS = (S/MBXS) (S/MBXS) = FAST/S PH6 NMCZ</p> <p>S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>S/NAXRR = N(S/AXRR) (S/AXRR) = FAST/S PH5 + ...</p> <p>R/NAXRR = ...</p> <p>IOEN6 = FAST/A IOEN6/1 PH6 IOEN6/1 = NMC0005Z</p> <p>BRPH6 = FAST/M PH6 NMCZ</p>	<p>Store A-register contents in memory at new top of stack address</p> <p>Preset adder for C → S in PH7</p> <p>Upcount P-register for new top of stack address</p> <p>Upcount R-register for new private memory address</p> <p>Decrement number of words in macro-counter</p> <p>Store private memory R contents in A-register</p> <p>Preset for transfer of A-register contents to core memory</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p> <p>Preset for transfer of private memory contents → A-register</p> <p>I/O service call enable if number of words to be loaded ≥ 4</p> <p>Repeat PH6 to store private memory contents in core memory until number of words = 0</p>
PH7 T5L	<p>One clock long</p> <p>(C0-C31) → (S0-S31) (S0-S31) → (P0-P31)</p> <p>Set flip-flop MRQ</p>	<p>Adder logic set at first PH6 clock</p> <p>PXS = FAST/A PH7 + ...</p> <p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/A PH7 + ...</p> <p>R/MRQ = ...</p>	<p>SPW1 address → S SPW1 address → P</p> <p>Request for memory cycle</p>
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T5L (Cont.)	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Data request, inhibits transmission of another clock until data release from memory
PH8 DR	Sustained until data release (MB0-MB31) → (C0-C31) (C0-C31) ↗ (D0-D31) (CC1-CC4) ↗ (A28-A31) 0 ↗ (A0-A31) Enable signal (S/SXAPD) Set flip-flop SW8 Reset flip-flop NCXS P - 1 ↗ P Reset flip-flop NT11L Branch to PH1/A	CXMB = DG DXC = FAST/A PH8 + ... AXCC = FAST/M (PH8 + ...) AXZ = FAST (PH8 + ...) (S/SXAPD) = FAST/C (PH8 + ...) + ... S/SW8 = NRESET BRSW8 BRSW8 = FAST/A PH8 + ... S/NCXS = N(S/CXS) (S/CXS) = FAST/A PH8 + ... R/NCXS = ... PDC31 = FAST/A PH8 + ... S/NT11L = N(S/T11L) (S/T11L) = FAST PH8 + ... R/NT11L = ... BRPH1 = FAST/A PH8 + ... S/PH1 = BRPH1 NCLEAR	SPW1 from core memory → C-register SPW1 ↗ D-register Number of words ↗ A-register Preset adder for D plus A in PH1/A Preset for S → C in PH1/A Decrement P-register to obtain SPW0 address Set clock T11L for PH1/A
PH1/A T11L	One clock long D + A → S Force a zero into S16 (S16-S31) → (C16-C31) Zeros → (C0-C15) Down align D-register	PH1/A = PH1 SW8 FAST Adder logic for D plus A set at PH8 clock S16 = (K16 ⊕ PR16) SXADD NS16INH S16INH = FAST PH1/A + ... CXS set at PH8 clock CXS/0 = CXS N(FAST PH1/A) CXS/1 = CXS N(FAST PH1/A) DXDR8 = FAST PH1/A + ...	Update word count by adding number of words to SPW1 in D-register. Gate onto sum bus S16 (bit 48 of SPW1) is trap-on-word inhibit bit TW, and not included in word count New word count into C-register bits 16 through 31 S0-S15 not gated onto C0-C15 because CXS/0 and CXS/1 are low Shift D-register 8 bits right as first half of 16-bit down alignment
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/A T11L (Cont.)	Set flip-flop SW9 Reset flip-flop NT8L Sustain PH1	S/SW9 = SW8 STEP815 S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 + ... R/NT8L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C)	Set clock T8L for PH1/B
PH1/B T8L	One clock long Down align D-register Enable signal (S/SXDMA) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... (S/SXDMA) = FAST/C PH1/B + ... S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1 + ... R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31 Preset adder for D minus A in PH1/C Set clock T11L for PH1/C
PH1/C T11L	One clock long D - A → S Force a zero into S16 (S0-S31) → (A0-A31) (C0-C31) → (D0-D31) Reset flip-flop SW7 Set flip-flop MRQ	PH1/C = PH1 SW10 Adder logic set for D minus A in PH1/B S16 = (K16 ⊕ PR16) PH1/A NS16INH S16INH = FAST PH1/C AXS = FAST PH1/C SW7 DXC = FAST PH1/C + ... R/SW7 = (R/SW7) (R/SW7) = FAST PH1/C SW7 S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C R/MRQ = ...	Update space count by subtracting number of words from D17-D31 S16 is now trap-on-space bit TS, and is not included in space count Store new space count in A-register Store new word count in D-register Request for core memory cycle
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/C T11L (Cont.)	Reset flip-flop NMRQP1 Reset flip-flop NT8L Set flip-flop SW11 Sustain PH1	S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ... S/NT8L = N(S/T8L) + ... (S/T8L) = FAST PH1 R/NT8L = ... S/SW11 = SW10 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Delay flip-flop for data release signal Set clock T8L for PH1/D
PH1/D T8L	One clock long Up align A-register Set flip-flop DRQ Set flip-flop SW12	PH1/D = PH1 SW11 AXAL8 = FAST PH1/D + ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + ... S/SW12 = SW11 STEP815	Shift A-register 8 bits left as first half of 16-bit up alignment Data request, inhibits transmission of another clock until data release received from core memory
PH1/E DR	Sustained until data release (MB0-MB31) → (C0-C31) Up align A-register Enable signal (S/SXAORD) Set flip-flop A0 if TS is 1 (SW5) Set flip-flop A16 if TW is 1 (SW6) Set flip-flop MBXS Set flip-flop MRQ	PH1/E = PH1 SW12 CXMB = DG AXAL8 = FAST PH1/E + ... (S/SXAORD) = FAST PH1/E + ... S/A0 = FAST PH1/E SW5 AXAL8 + ... S/A16 = FAST PH1/E SW6 AXAL8 + ... S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/E + ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	SPW0 → C-register Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A1 through A15 Preset adder for A OR D → S in PH1/F Set trap-on-space inhibit bit if set in original SPW1 Set trap-on-word inhibit bit if set in original SPW1 Preset for transfer of A OR D to core memory in PH1/F Request for core memory cycle
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/E DR (Cont.)	Set flip-flop DRQ P + 1 \nrightarrow P Set flip-flop SW13	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ... PUC31 = FAST PH1/E S/SW13 = SW12 STEP815	Data request, inhibits transmission of another clock until data release from memory Increment P-register to obtain SPW1 address
PH1/F DR	Sustained until data release A OR D \rightarrow S (S0-S31) \rightarrow (M80-MB31) Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ (C0-C31) \nrightarrow (D0-D31) Enable signal (S/SXAPD) P - 1 \nrightarrow P (CC1-CC4) \nrightarrow (A28-A31) Set flip-flop SW14 Sustain PH1	PH1/F = PH1 SW13 Adder logic set at PH1/E clock MBXS set by PH1/E clock S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/F + ... R/MBXS = ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ... DXC = FAST PH1/F + ... (S/SXAPD) = FAST/C (PH1/F + ...) + ... PDC31 = FAST PH1/F + ... AXCC = FAST/M (PH1/F + ...) + ... S/SW14 = SW13 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	New word count in D-register and new space count in A-register \rightarrow S Store new space count and word count in core memory at SPW1 Preset for memory write Request for core memory cycle Data request, inhibits transmission of another clock until data release received from core memory Top of stack address (SPW0) in C-register clocked into D-register Preset adder for D plus A in PH1/G Decrement P-register to obtain SPW0 address Number of words \nrightarrow A-register
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/G DR	<p>Sustained until data release</p> <p>$D + A \rightarrow S$</p> <p>$(S0-S31) \rightarrow (MB0-MB31)$</p> <p>Branch to PH9</p>	<p>PH1/G = SW14 PH1</p> <p>Adder logic set at PH1/F clock</p> <p>MBXS set by PH1/F clock</p> <p>BRPH9 = FAST PH1/G</p> <p>S/PH9 = BRPH9 NCLEAR + ...</p> <p>R/PH9 = ...</p>	<p>Add number of words to top of stack address in D-register to obtain new top of stack address</p> <p>Store new top of stack address in memory at SPW0 location</p>
PH9 T5L	<p>One clock long</p> <p>$(B0-B31) \rightarrow (S0-S31)$</p> <p>$(S0-S31) \rightarrow (P0-P31)$</p> <p>Set condition code:</p> <p>Set CC3 if word count overflow and TW = 1 (SW6)</p> <p>Set CC1 if space count underflow and TS = 1 (SW5)</p> <p>Set CC2 if new space count = 0</p> <p>Place zeros in condition code flip-flops not set by this instruction</p> <p>Enable signal (S/SXD) if instruction aborted</p>	<p>SXB = PXSXB NDIS</p> <p>PXSXB = NFAFL NFAMDS PH9</p> <p>PXS = PXSXB</p> <p>S/CC3 = (S/CC3/1) + ...</p> <p>(S/CC3/1) = FAST PH9 SW3</p> <p>S/CC1 = (S/CC1/1) + ...</p> <p>(S/CC1/1) = FAST PH9 SW1</p> <p>S/CC2 = (S/CC2/1) + ...</p> <p>(S/CC2/1) = (FASTNABORT PH9) SW2 + ...</p> <p>R/CC = FAST PH9 + ...</p> <p>(S/SXD) = FASTABORT PH9</p>	<p>Program address \rightarrow P-register via sum bus</p> <p>SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9</p> <p>SW1 indicates space count underflow. If TS were 0, instruction would have trapped and not reached PH9</p> <p>If instruction is successfully completed and stack is full, CC2 is set</p> <p>Places inputs on reset sides of CC1 through CC4 so that they will be reset if not set by this instruction</p> <p>Preset adder for $D \rightarrow S$ in PH10</p>
			Mnemonic: PSM (0B, 8B)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10	Sustained until data release		
DR	Normal ENDE		
	If instruction aborted:		
	Correct CC4	$S/CC4 = (S/CC4/2) + \dots$ $(S/CC4/2) = (FASTABORT ENDE)$ S1631Z	Set CC4 if original word count (in D-register) = 0
	Correct CC2	$S/CC2 = (S/CC2/4) + \dots$ $(S/CC2/4) = S0007Z S0815Z$ (FASTABORT ENDE)	Set CC2 if original space count (in D-register) = 0
	Force ones into S16 and S0	SGTZ = N(FASTABORT ENDE) S16 = N(FASTABORT ENDE) S0 = N(FASTABORT ENDE)	To prevent setting CC3 S16 is TW inhibit bit; S0 is TS inhibit bit Neither should be checked for 0
			Mnemonic: PSM (0B, 8B)

PULL MULTIPLE (PLM; 0A, 8A). The PLM instruction loads a sequential set of private memory registers from the push-down stack defined by the stack pointer doubleword, which is located at the address specified in the reference address field of the PLM instruction. The number of words to be pulled is indicated by the condition code. If a total of 16 words are to be pulled from the stack, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15. The first private memory register to be loaded from the stack is the register specified in the R field of the instruction plus the condition code minus 1, and the contents of the current top of stack location become the contents of this register. The last private memory register to be loaded is the register specified in the R field of the instruction.

Registers R + CC-1 to register R are loaded in descending sequence, beginning with the contents of the location pointed to by the current top of stack address and ending with the contents of the location pointed to by the current top of stack address minus CC-1.

The current top of stack address is decremented by the value of the condition code to point to the new top of

stack location. The space count is incremented by the value of the condition code, and the word count is decremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.


If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PULL MULTIPLE PHASE SEQUENCE. Preparation phases for the PLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-174 shows the simplified phase sequence for the PLM instruction. Table 3-71 lists the detailed logic sequence during all PLM execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2 and obtains the top of stack address before PH6. The instruction loops through PH6, loading words from core memory

into private memory, the number of loops depending on the number of words to be pulled. When a zero value in the macro-counter indicates that the last word has been loaded, the instruction proceeds to PH7, and from PH8 branches back to PH1/A. From PH1/A to PH1/G, the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After PH1/G, PH9 is entered to obtain the address of the next

instruction, and PH10 enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are involved in the pull operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.



901172A.3166/1

Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 1 of 3)




Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 2 of 3)




Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-71. Pull Multiple Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(C) : SPW1</p> <p>(D) : SPW1</p> <p>(B) : Program address</p> <p>(P) : SPWD address</p>		<p>Stack pointer doubleword 1</p> <p>Stack pointer doubleword 1</p> <p>Address of next instruction in sequence</p> <p>Location of bits 0-31 of stack pointer doubleword</p> <p>Mnemonic: PLM (0A, 8A)</p>

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	(A) : CC (number of words) (MC) : CC (number of words) Preset conditions with PRE3: Enable signal (S/SXDMA) Set flip-flop SW8 Reset flip-flop NT11L	(S/SXDMA) = FUPLM (PRE3 + ...) + ... S/SW8 = BRWSW8 NRESET/A BRWSW8 = FAST PRE3 + ... S/NT11L = N(S/T11L) (S/T11L) = FAST PRE3 + ...	A-register contains number of words Macro-counter set to number of words Preset adder for D minus A in PH1/A Set clock T11L for PH1/A
PH1/A T11L	One clock long D - A → S Force a zero into S16 Set SW3 if word count underflows Set SW5 if TS is 1 Set SW6 if TW is 1 Down align D-register Set SW4 if word count = 0 Set flip-flop SW9 Reset flip-flop NT8L Sustain PH1	PH1/A = PH1 SW8 Adder logic set at last PREP clock S16INH = FAST PH1/A S/SW3 = (S/SW3) (S/SW3) = (A16 ⊕ K16) FAST PH1/A + ... S/SW5 = (S/SW5) (S/SW5) = FAST PH1/A D0 + ... S/SW6 = (S/SW6) (S/SW6) = FAST PH1/A D16 + ... DXDR8 = FAST PH1/A + ... S/SW4 = (S/SW4) (S/SW4) = N(A16 ⊕ K16) S1631Z FAST PH1/A S/SW9 = SW8 STEP815 STEP815 = NBRWSW8 NBRWSW10 NBRWSW11 NBRWSW12 NBRWSW13 NBRWSW15 S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 R/NT8L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C)	Subtract number of words from word count in SPW1 to check for underflow Inhibit TW Word count underflows into adder bit 16 Trap-on-space inhibit bit is in D0 D16 contains trap-on-word inhibit bit TW Shift D-register 8 bits right as first half of 16-bit down alignment New word count = 0 if S16-S31 = 0 Set clock T8L for PH1/B Hold PH1 for PH1/B
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/B T8L	One clock long Down align D-register Enable signal (S/SXAPD) Set flip-flop SW10 Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... (S/SXAPD) = FUPLM PH1/B + ... S/SW10 = SW9 STEP815 S/NT11L = N(S/T11L) (S/T11L) = FAST PH1/B R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 Preset adder for D plus A Set clock T11L for PH1/C Hold PH1 for PH1/C
PH1/C T11L	One clock long D + A → S Set SW1 if space count overflows Set flip-flop SW7 Set flip-flop MRQ Reset flip-flop NMRQP1 Enable signal (S/SXAM1)	PH1/C = PH1 SW10 Adder logic set at PH1/B clock S/SW1 = (S/SW1) (S/SW1) = (A16 ⊕ K16) FAST PH1/C + ... S/SW7 = (S/SW7) (S/SW7) = FAST PH1/C NSW7 + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C + ... R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ... (S/SXAM1) = FUPLM PH1/C NSW7 + ...	Add number of words to space count in D17 through D31 for overflow check only Space count overflows into adder bit 16 Request for core memory cycle Delay flip-flop for data release signal Preset adder for A minus 1 in PH2. Go to PH2 if abort or first pass
PH2 T5L	One clock long Trap conditions: Set flip-flop TRAP if word count underflows and TW = 0 or if space count overflows and TS = 0 A - 1 → S	S/TRAP = (S/TRAP) NRESET (S/TRAP) = FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5 Adder set at PH1/C clock	SW3 is word count underflow, SW1 is space count overflow, NSW6 ⇒ TW = 0, NSW5 ⇒ TS = 0 Subtract 1 from number of words in preparation for finding starting register
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L (Cont.)	$(S0-S31) \rightarrow (D0-D31)$ $(R0-R31) \rightarrow (A0-A31)$ Abort if SW1 or SW3 is set Set flip-flop DRQ Enable signal (S/SXAPD)	$DXS = FUPLM\ PH2 + \dots$ $AXR = FUPLM\ PH2$ $S/FASTABORT = FAST\ PH2\ SW1 + FAST\ PH2\ SW3$ $S/FASTF1 = SW3 + SW1$ $S/DRQ = (S/DRQ)\ NCLEAR$ $(S/DRQ) = MRQP1 + \dots$ $R/DRQ = \dots$ $(S/SXAPD) = FUPLW\ PH2 + \dots$	Hold number of words minus 1 in D-register Prepare to find starting register Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2 Data request, inhibits transmission of another clock until data release received from core memory Preset adder for A plus D in PH3
PH3 DR	Sustained until data release $A + D \rightarrow S$ $(S0-S31) \rightarrow (R0-R31)$ $(MB0-MB31) \rightarrow (C0-C31)$ $(C0-C31) \rightarrow (D0-D31)$ $P + 1 \rightarrow P$ Set flip-flop MRQ if instruction aborted Set flip-flop DRQ if instruction aborted	Adder preset at PH2 clock $RXS = FUPLW\ PH3 + \dots$ $CXMB = DG\ (data\ gate)$ $DXC = FAST/A\ PH3$ $PUC31 = FAST/A\ PH3 + \dots$ $S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = FASTABORT\ PH3 + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ)\ NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Add number of words minus 1 to private memory address to determine starting register Place private memory starting address in R-register Top of stack address from memory \rightarrow C-register Top of stack address \rightarrow D-register Add 1 to SPW0 address to obtain SPW1 address Request for core memory cycle Data request, inhibits transmission of another clock until data release from core memory
PH4 T5L (DR if abort)	One clock long $(P0-P31) \rightarrow (S0-S31)$ $(S0-S31) \rightarrow (A0-A31)$	$SXP = FAST\ PH4\ NDIS$ $AXS = FAST\ PH4$	Hold SPW1 address in A-register
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L (DR if abort) (Cont.)	<p>If instruction not aborted, enable signal (S/SXD)</p> <p>Abort conditions: If SW1 or SW3 set, branch to PH9</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p>	<p>(S/SXD) = FAST PH4 NBRPH9</p> <p>BRPH9 = FAST PH4 (SW1 + SW3)</p> <p>CXMB = DG</p> <p>DXC = FASTABORT PH4</p>	<p>Preset adder logic for D → S in PH5</p> <p>Branch to PH9 to set condition code</p> <p>Load SPW1 from memory into C-register</p> <p>Return SPW1 to D-register</p>
PH5 T5L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (P0-P31)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>Adder logic set at PH4 clock</p> <p>PXS = FAST/A PH5 + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAST/L PH5</p> <p>R/DRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = S/MRQ/2</p> <p>R/DRQ = ...</p>	<p>Top of stack address (SPW0) ↗ P-register</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from memory</p>
PH6 DR 1st Pass	<p>Sustained until data release</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>Set flip-flop RW</p> <p>P - 1 ↗ P</p> <p>MC - 1 ↗ MC</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop MRQ</p>	<p>CXMB = DG</p> <p>DXC = FAST/L PH6 + ...</p> <p>S/RW = (S/RW) + ...</p> <p>(S/RW) = FAST/L PH6 NMCZ + ...</p> <p>PDC31 = FAST/L PH6 OU0 + ...</p> <p>MDC7 = FAST/M PH6 NIOEN + ...</p> <p>(S/SXD) = FAST/L PH6 NMCZ + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAST/L PH6 NMCZ + ...</p> <p>R/MRQ = ...</p>	<p>Load first pull word from top of stack address in memory → C-register</p> <p>Place first pull word in D-register for transfer to private memory</p> <p>Prepare to write into private memory</p> <p>Decrement P-register to obtain new top of stack address</p> <p>Decrement macro-counter by 1</p> <p>Preset adder logic for D → S in second PH6</p> <p>Request for core memory cycle</p>
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 DR 1st Pass (Cont.)	<p>Set flip-flop DRQ</p> <p>Enable signal IOEN6 if $MC \geq 4$</p> <p>Sustain PH6</p>	<p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>IOEN6 = IOEN6/1 PH6 + ...</p> <p>IOEN6/1 = NMC0005Z</p> <p>BRPH6 = FAST/M PH6 NMCZ + ...</p>	<p>Data request, inhibits transmission of another clock until data release from memory</p> <p>I/O service call enable</p> <p>Repeat PH6 to store contents of D-register in private memory</p>
PH6 DR Not 1st Pass	<p>Sustained until data release</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) → (D0-D31)</p> <p>P - 1 → P</p> <p>R - 1 → R</p> <p>Enable signal IOEN6 if $MC \geq 4$</p> <p>Enable signal (S/SXA) if $MC = 0$</p> <p>MC - 1 → MC</p> <p>Set flip-flop MRQ if $MC \neq 0$</p> <p>Set flip-flop DRQ if $MC \neq 0$</p> <p>Sustain PH6 if $MC \neq 0$</p>	<p>Adder logic set at first PH6 clock</p> <p>RWXS = RW</p> <p>CXMB = DG</p> <p>DXC = FAST/L PH6 + ...</p> <p>PDC31 = FAST/L PH6 OU0 + ...</p> <p>RDC31 = FAST/L PH6 OU0 + ...</p> <p>IOEN6 = IOEN6/1 PH6 + ...</p> <p>IOEN6/1 = NMC0005Z</p> <p>(S/SXA) = FAST/L PH6 OU0 MCZ + ...</p> <p>MCD7 = FAST/M PH6 NIOEN + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAST/L PH6 NMCZ + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>BRPH6 = FAST/M PH6 NMCZ + ...</p>	<p>Transfer first pull word to private memory via S-register</p> <p>Read subsequent words from core memory and place in D-register</p> <p>Decrement P-register for address of next core memory word</p> <p>Decrement R-register for address of next private memory register</p> <p>I/O service call</p> <p>Preset adder for A → S in PH7</p> <p>Decrement macro-counter to obtain new number of words</p> <p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from memory</p> <p>Repeat PH6 if more words are to be pulled</p>
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T5L	One clock long (A0-A31) → (S0-S31) (S0-S31) ↗ (P0-P31) Set flip-flop MRQ Set flip-flop DRQ	Adder logic set at first PH6 clock PXS = FAST/A PH7 + ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/A PH7 + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	SPW1 address → S SPW1 address ↗ P Request for memory cycle Data request, inhibits transmission of another clock until data release from memory
PH8 DR	Sustained until data release (MB0-MB31) → (C0-C31) (C0-C31) ↗ (D0-D31) Zeros ↗ (A0-A31) Enable signal (S/SXDMA) Set flip-flop SW8 Reset flip-flop NCXS P - 1 ↗ P Reset flip-flop NT11L Branch to PH1/A	CXMB = DG DXC = FAST/A PH8 + ... AXZ = FAST (PH8 + ...) (S/SXDMA) = FUPLM (PH8 + ...) + ... S/SW8 = NRESET BRSW8 BRSW8 = FAST/A PH8 + ... S/NCXS = N(S/CXS) (S/CXS) = FAST/A PH8 + ... R/NCXS = ... PDC31 = FAST/A PH8 + ... S/NT11L = N(S/T11L) (S/T11L) = FAST PH8 + ... R/NT11L = ... BRPH1 = FAST/A PH8 + ... S/PH1 = BRPH1 NCLEAR	SPW1 from core memory → C-register SPW1 ↗ D-register Clear A-register for word count and space count Preset adder for D minus A in PH1/A Preset for S → C in PH1/A Decrement P-register to obtain SPW0 address Set clock T11L for PH1/A
PH1/A T11L	One clock long D - A → S	PH1/A = PH1 SW8 FAST Adder logic for D minus 1 set at PH8 clock	Update word count by subtracting number of words from SPW1 in D-register. Gate onto sum bus
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/A T11L (Cont.)	<p>Force a zero into S16</p> <p>(S16-S31) → (C16-C31)</p> <p>Zeros → (C0-C15)</p> <p>Down align D-register</p> <p>Set flip-flop SW9</p> <p>Reset flip-flop NT8L</p> <p>Sustain PH1</p>	<p>S16 = (K16 ⊕ PR16) SXADD NS16INH</p> <p>S16INH = FAST PH1/A + ...</p> <p>CXS set at PH8 clock</p> <p>CXS/0 = CXS N(FAST PH1/A)</p> <p>CXS/1 = CXS N(FAST PH1/A)</p> <p>DXDR8 = FAST PH1/A + ...</p> <p>S/SW9 = SW8 STEP815</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FAST PH1 + ...</p> <p>R/NT8L = ...</p> <p>BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...</p>	<p>S16 (bit 48 of SPW1) is trap-on-word inhibit bit TW, and not included in word count</p> <p>New word count into C-register bits 17 through 31</p> <p>S0-S15 not gated into C0-C15 because CXS/0 and CXS/1 are low</p> <p>Shift D-register 8 bits right as first half of 16-bit down alignment</p> <p>Set clock T8L for PH1/B</p>
PH1/B T8L	<p>One clock long</p> <p>Down align D-register</p> <p>Enable signal (S/SXAPD)</p> <p>Set flip-flop SW10</p> <p>Reset flip-flop NT11L</p> <p>Sustain PH1</p>	<p>PH1/B = PH1 SW9</p> <p>DXDR8 = FAST PH1/B + ...</p> <p>(S/SXAPD) = FUPLM PH1/B + ...</p> <p>S/SW10 = SW9 STEP815</p> <p>S/NT11L = N(S/T11L)</p> <p>(S/T11L) = FAST PH1 + ...</p> <p>R/NT11L = ...</p> <p>BRPH1/1 = FAST PH1 N(NSW1 PH1/C) + ...</p>	<p>Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31</p> <p>Preset adder for D plus A in PH1/C</p> <p>Set clock T11L for PH1/C</p>
PH1/C T11L	<p>One clock long</p> <p>D + A → S</p>	<p>PH1/C = PH1 SW10</p> <p>Adder logic set for D plus A in PH1/B</p>	<p>Update space count by adding number of words to D17-D31</p>

Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/C T11L (Cont.)	Force a zero into S16	S16 = NS16INH (...)	S16 is now trap-on-space inhibit bit TS and is not included in space count
	(S0-S31) \rightarrow (A0-A31)	S16INH = FAST PH1/C	Hold new space count in A-register
	(C0-C31) \rightarrow (D0-D31)	AXS = FAST PH1/C SW7 + ...	Hold new word count in D-register
	Reset flip-flop SW7	DXC = FAST PH1/C + ...	
	Set flip-flop MRQ	R/SW7 = (R/SW7) (R/SW7) = FAST PH1/C SW7 + ...	
	Reset flip-flop NMRQP1	S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C	Request for core memory cycle
	Reset flip-flop NT8L	R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Delay flip-flop for data release signal
	Set flip-flop SW11	S/NT8L = N(S/T8L) + ... (S/T8L) = FAST PH1 + ...	Set clock T8L for PH1/D
	Sustain PH1	R/NT8L = ... S/SW11 = SW10 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	
	PH1/D T8L	One clock long	PH1/D = PH1 SW11
Up align A-register		AXAL8 = FAST PH1/D + ...	Shift A-register 8 bits left as first half of 16-bit up alignment
Set flip-flop DRQ		S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + ... R/DRQ = ...	Data request, inhibits transmission of another clock until data release received from core memory
Set flip-flop SW12		S/SW12 = SW11 STEP815	
PH1/E DR	Sustained until data release (M80-MB31) \rightarrow (C0-C31)	PH1/E = PH1 SW12 CXMB = DG	SPW0 (TSA) \rightarrow C-register
	Up align A-register	AXAL8 = FAST PH1/E + ...	Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A1 through A15
	Enable signal (S/SXAORD)	(S/SXAORD) = FAST PH1/E + ...	Preset adder for A OR D \rightarrow S in PH1/F
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/E DR (Cont.)	Set flip-flop A0 if TS is 1 (SW5)	S/A0 = FAST PH1/E SW5 AXAL8	Set trap-on-space inhibit bit if set in original SPW1
	Set flip-flop A16 if TW is 1 (SW6)	S/A16 = FAST PH1/E SW6 AXAL8 + ...	Set trap-on-word inhibit bit if set in original SPW1
	Set flip-flop MBXS	S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/E + ... R/MBXS = ...	Preset for transfer of A OR D to core memory in PH1/F
	Set flip-flop MRQ	S/MRQ = (S/MRQ) + ... (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Data request, inhibits transmission of another clock until data release from memory
	$P + 1 \rightarrow P$	PUC31 = FAST PH1/E + ...	Increment P-register to obtain SPW1 address
	Set flip-flop SW13 Sustain PH1	S/SW13 = SW12 STEP815 BRPH1/1 = FAST PH1.N(NSW7 PH1/C) + ...	
PH1/F DR	Sustained until data release A OR D \rightarrow S	PH1/F = PH1 SW13 Adder logic set at PH1/E clock	New word count in D-register and new space count in A-register \rightarrow S
	(S0-S31) \rightarrow (MB0-MB31)	MBXS set by PH1/E clock	Store new space count and word count in core memory at SPW1 location
	Set flip-flop MBXS	S/MBXS = (S/MBXS) + ... (S/MBXS) = FAST PH1/F + ... R/MBXS = ...	Preset for memory write
	Set flip-flop MRQ	S/MRQ = (S/MRQ) + ... (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Data request, inhibits another clock until data release received from core memory
	(C0-C31) \rightarrow (D0-D31)	DXC = FAST PH1/F + ...	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXDMA) $P - 1 \rightarrow P$	(S/SXDMA) = FUPLM (PH1/F + ...) + ... PDC31 = FAST PH1/F + ...	Preset adder for D minus A in PH1/G Decrement P-register to obtain SPW0 address
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/F DR (Cont.)	(CC1-CC4) → (A28-A31) Set flip-flop SW14 Sustain PH1	AXCC = FAST/M (PH1/F + ...) + ... S/SW14 = SW13 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Number of words → A-register
PH1/G DR	Sustained until data release D - A → S (S0-S31) → (MB0-MB31) Branch to PH9	PH1/G = SW14 PH1 Adder logic set at PH1/F clock MBXS set by PH1/F clock BRPH9 = FAST PH1/G S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ...	Subtract number of words from top of stack address in D-register to obtain new top of stack address Store new top of stack address in memory at SPW0 location
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S0-S31) → (P0-P31) Set condition code: Set CC3 if word count underflow and TW = 1 (SW6) Set CC1 if space count overflow and TS = 1 (SW5) Set CC4 if new word count = 0	SXB = PXSXB NDIS PXSXB = NFAFL NFAMDS PH9 PXS = PXSXB S/CC3 = (S/CC3/1) + ... (S/CC3/1) = FAST PH9 SW3 + ... R/CC3 = ... S/CC1 = (S/CC1/1) + ... (S/CC1/1) = FAST PH9 SW1 + ... S/CC4 = (S/CC4/1) + ... (S/CC4/1) = (FASTNABORT PH9) SW4 + ... R/CC = FAST PH9 + ...	Program address → P-register via sum bus SW3 indicates word count underflow. If TW were 0, instruction would have trapped and not reached PH9 SW1 indicates space count overflow. If TS were 0, instruction would have trapped and not reached PH9 If instruction is successfully completed and stack is empty, CC4 is set Reset inputs to CC flip-flops to reset those not set in this phase
			Mnemonic: PLM (0A, 8A)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T5L (Cont.)	Enable signal (S/SXD) if instruction aborted	(S/SXD) = FASTABORT PH9	Preset adder for D → S in PH10
PH10 DR	Sustained until data release Normal ENDE If instruction aborted: Correct CC2 Correct CC4 Force zeros into S0, S16, and SGTZ	(S/CC2/4) = (FASTABORT ENDE) S1631Z (S/CC4/2) = (FASTABORT ENDE) S1631Z SGTZ = N(FASTABORT ENDE) S16 = N(FASTABORT ENDE) S0 = N(FASTABORT ENDE)	Set CC2 if original space count (in D-register) = 0 Set CC4 if word count (in D-register) = 0 To prevent setting CC3 S16 is TW inhibit bit. S0 is TS inhibit bit. Neither should be checked for 0
			Mnemonic: PLM (0A, 8A)

MODIFY STACK POINTER (MSP; 13, 93). The modify stack pointer instruction changes the stack pointer doubleword located at the address specified in the reference address field of the MSP instruction. The amount of change is determined by the contents of the private memory register specified in the R field of the instruction. The private memory word contains the signed modifier in bits 16 through 31; bits 0 through 15 are insignificant. A negative integer used as a modifier is expressed in two's complement form as a fixed-point halfword.

The modifier is algebraically added to the top of stack address, subtracted from the space count, and added to

the word count in the stack pointer doubleword. If as a result of the addition the space count or word count would be decreased below zero or increased above $2^{15}-1$, the instruction is aborted. The operations performed in this case are described under Stack Pointer Doubleword (page 3-438). If the instruction is successfully executed, the condition code is set as described under Stack Pointer Doubleword.

MODIFY STACK POINTER PHASE SEQUENCE. Preparation phases for the MSP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-175 shows the simplified phase sequence for the MSP instruction. Table 3-72 lists the detailed logic sequence during all execution phases of the instruction.




Figure 3-175. Modify Stack Pointer Instruction, Phase Sequence Diagram (Sheet 1 of 2)




Figure 3-175. Modify Stack Pointer Instruction, Phase Sequence Diagram (Sheet 2 of 2)

Table 3-72. Modify Stack Pointer Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(C) : SPW1 (D) : SPW1 (B) : Program address (P) : SPW0 address (A) : RR (modifier)</p> <p>Preset conditions with PRE3:</p> <p>Enable signal (S/SXAPD)</p> <p>Set flip-flop SW8</p> <p>Set flip-flop SW7</p> <p>Reset flip-flop NCXS</p> <p>Reset flip-flop NT11L</p>	<p>(S/SXAPD) = FAST/C (PRE3 + ...) + ...</p> <p>S/SW8 = BRW8 NRESET/A BRW8 = FAST PRE3 + ...</p> <p>S/SW7 = (S/SW7) (S/SW7) = FAST PRE3 NO4</p> <p>S/NCXS = N(S/CXS) (S/CXS) = FAST PRE3 + ...</p> <p>R/NCXS = ...</p> <p>S/NT11L = N(S/T11L) (S/T11L) = FAST PRE3 + ...</p> <p>R/NT11L = ...</p>	<p>Preset adder for A plus D in PH1/A</p> <p>Preset for S → C in PH1/A</p> <p>Set clock T11L for PH1/A</p>
PH1/A T11L	<p>One clock long D + A → S</p> <p>(S0-S31) → (C0-C31)</p> <p>0 → (C0-C15)</p> <p>Down align D-register</p> <p>Set flip-flop SW3 if word count overflows</p> <p>Set flip-flop SW5 if TS is 1</p> <p>Set flip-flop SW6 if TW is 1</p> <p>Set flip-flop SW4 if word count = 0</p> <p>Set flip-flop SW9</p>	<p>PH1/A = PH1 SW8 Adder preset at last PREP clock</p> <p>CXS set at last PREP clock</p> <p>CXS/0 = CXS N(FAST PH1/A) CXS/1 = CXS N(FAST PH1/A)</p> <p>DXDR8 = FAST PH1/A + ...</p> <p>S/SW3 = (S/SW3) (S/SW3) = (A16 ⊕ K16) FAST PH1/A + ...</p> <p>S/SW5 = (S/SW5) (S/SW5) = FAST PH1/A D0 + ...</p> <p>S/SW6 = (S/SW6) (S/SW6) = FAST PH1/A D16 + ...</p> <p>S/SW4 = (S/SW4) (S/SW4) = N(A16 ⊕ K16) S1631Z FAST PH1/A + ...</p> <p>S/SW9 = SW8 STEP815 STEP815 = NBRW8 NBRW10 NBRW11 NBRW12 NBRW13 NBRW15</p>	<p>Add modifier to word count in SPW1</p> <p>Place new word count in C-register</p> <p>CXS/0 and CXS/1 are low</p> <p>Shift D-register 8 bits right as first half of 16-bit down alignment</p> <p>Word count overflows into adder bit 16</p> <p>Trap-on-space inhibit bit is in D0</p> <p>D16 contains trap-on-word inhibit bit TW</p> <p>New word count = 0 if S16-S31 contain zeros</p>
			Mnemonic: MSP (13, 93)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/A T11L (Conf.)	Reset flip-flop NT8L Sustain PH1	S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 R/NT8L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Set clock T8L for PH1/B Hold PH1 for PH1/B
PH1/B T8L	One clock long Down align D-register Set flip-flop SW10 Enable signal (S/SXDMA) Reset flip-flop NT11L Sustain PH1	PH1/B = PH1 SW9 DXDR8 = FAST PH1/B + ... S/SW10 = SW9 STEP815 (S/SXDMA) = FAST/C PH1/B + ... S/NT11L = N(S/T11L) (S/T11L) = FAST PH1/B + ... R/NT11L = ... BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Shift D-register right 8 bits as second half of 16-bit down alignment. Space count is now in D16-D31 Preset adder for D minus A in PH1/C Set clock T11L for PH1/C Hold PH1 for PH1/C
PH1/C T11L	One clock long D - A → S (S0-S31) → (A0-A31) (C0-C31) → (D0-D31) Set SW1 if space count overflows Set SW2 if space count = 0 Set flip-flop MRQ Reset flip-flop NMRQP1	PH1/C = PH1 SW10 Adder preset at PH1/B clock AXS = FAST PH1/C SW7 + ... DXC = FAST PH1/C + ... S/SW1 = (S/SW1) (S/SW1) = (A16 ⊕ K16) FAST PH1/C + ... S/SW2 = (S/SW2) (S/SW2) = N(A16 ⊕ K16) S1631Z FAST PH1/C + ... S/MRQ = (S/MRQ/3) + ... (S/MRQ/3) = FAST PH1/C R/MRQ = ... S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 = ...	Subtract modifier from space count Place new space count in A-register Transfer new word count to D-register Space count overflows into adder bit 16 Space count = 0 if bits 16 through 31 of sum bus are 0 Request for core memory cycle Delay data request one phase
			Mnemonic: MSP (13, 93)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/C T11L (Cont.)	Reset flip-flop SW7 Reset flip-flop NT8L Sustain PH1 unless aborted or trapped	R/SW7 = (R/SW7) (R/SW7) = FAST PH1/C SW7 + ... S/NT8L = N(S/T8L) (S/T8L) = FAST PH1 R/NT8L = ... BRPH1/1 = FAST PH1 [N(NSW7 PH1/C) + (SW3 PH1/C) + (A16 ⊕ K16 PH1/C)]	Set clock T8L for PH1/D Go to PH2 (which follows PH10 in this table) if aborted or trapped because of word count or space count overflow
PH1/D T8L	One clock long Up align A-register Set flip-flop DRQ Set flip-flop SW12 Sustain PH1	PH1/D = PH1 SW11 AXAL8 = FAST PH1/D + ... S/DRQ = MRQP1 + ... S/SW12 = SW11 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Shift A-register 8 bits left as first half of 16-bit up alignment Data request, inhibits transmission of another clock until data release received from core memory Hold PH1 for PH1/E
PH1/E DR	Sustained until data release (MB0-MB31) → (C0-C31) Up align A-register P + 1 → P Enable signal (S/SXAORD) Set flip-flop A0 if TS is 1 (SW5) Set flip-flop A16 if TW is 1 (SW6)	PH1/E = PH1 SW12 CXMB = DG AXAL8 = FAST PH1/E PUC31 = FAST PH1/E (S/SXAORD) = FAST PH1/E + ... S/A0 = FAST PH1/E SW5 AXAL8 + ... S/A16 = FAST PH1/E SW6 AXAL8 + ...	Read SPW0 from core memory Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A0 through A15 Increment P-register for SPW1 address Preset for A OR D → S in PH1/G Set trap-on-space inhibit bit if set in original SPW1 Set trap-on-word inhibit bit if set in original SPW1
			Mnemonic: MSP (13, 93)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/E DR (Cont.)	Set flip-flop MBXS	S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/E + ... R/MBXS = ...	Preset for transfer of A OR D to core memory in PH1/F
	Set flip-flop MRQ	S/MRQ = (S/MRQ) + ... (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Data request, inhibits transmission of another clock until data release received from core memory
	Set flip-flop SW13 Sustain PH1	S/SW13 = SW12 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Hold PH1 for PH1/F
PH1/F DR	Sustained until data release A OR D → S	PH1/F = PH1 SW13 (S/SXAORD) set at previous clock	New word count in D-register and new space count in A-register → S
	(S0-S31) → (MB0-MB31)	MBXS set at previous clock	Store new space count and word count in core memory at SPW1 location
	(C0-C31) → (D0-D31)	DXC = FAST PH1/F + ...	Transfer top of stack address (SPW0) to D-register
	(RR16-RR31) → (A16-A31)	AXRR/2 = AXRR/12 + ... AXRR/12 = FUMSP PH1/F NAXRR/6	Obtain modifier from private memory, place in A-register
	RR16 → A15 P - 1 → P	S/A15 = RR16 FUMSP PH1/F + ... PDC31 = FAST PH1/F + ...	Decrement P-register to get SPW0 address
	Enable signal (S/SXAPD)	(S/SXAPD) = FAST/C (PH1/F + ...) + ...	Preset adder for A plus D in PH1/G
	Set flip-flop MBXS	S/MBXS = (S/MBXS) (S/MBXS) = FAST PH1/F + ... R/MBXS = ...	Preset for core memory write operation
	Set flip-flop MRQ	S/MRQ = (S/MRQ) + ... (S/MRQ) = (S/MBXS) + ... R/MRQ = ...	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) + ... R/DRQ = ...	Data request, inhibits transmission of another clock until data release received from core memory

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1/F DR (Cont.)	Set flip-flop SW14 Sustain PH1	S/SW14 = SW13 STEP815 BRPH1/1 = FAST PH1 N(NSW7 PH1/C) + ...	Hold PH1 for PH1/G
PH1/G DR	Sustained until data release A + D → S (S0-S31) → (MB0-MB31) Branch to PH9	PH1/G = PH1 SW14 Adder preset by PH1/F clock MBXS set by PH1/F clock BRPH9 = FAST PH1/G + ...	Add modifier in A-register to top of stack address in D-register and gate onto sum bus Store new top of stack address in core memory at SPW0 address
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S0-S31) → (P0-P31) Set condition code: Set CC3 if word count overflow and TW = 1 (SW6) Set CC1 if space count overflow and TS = 1 (SW5) Set CC2 if new space count = 0 Set CC4 if new word count = 0 Place zeros in condition code flip-flops not set Enable signal (S/SXD) if instruction aborted	SXB = PXSXB NDIS + ... PXSXB = NFAFL NFAMDS PH9 PXS = PXSXB + ... S/CC3 = (S/CC3/1) + ... (S/CC3/1) = FAST PH9 SW3 + ... S/CC1 = (S/CC1/1) + ... (S/CC1/1) = FAST PH9 SW1 + ... S/CC2 = (S/CC2/1) + ... (S/CC2/1) = (FASTNABORT PH9) SW2 + ... S/CC4 = (S/CC4/1) + ... (S/CC4/1) = FASTNABORT PH9 SW4 R/CC = FAST PH9 + ... (S/SXD) = FASTABORT PH9	Program address → P-register via sum bus SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9 SW1 indicates space count overflow. If TS were 0, instruction would have trapped and not reached PH9 If instruction is successfully completed and stack is full, CC2 is set If instruction is successfully completed and word count = 0, CC4 is set Places input on reset sides of CC1 through CC4 so that they will be reset if not set by this instruction Preset adder for D → S in PH10
			Mnemonic: MSP (13, 93)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR	<p>Sustained until data release</p> <p>Normal ENDE</p> <p>If instruction aborted:</p> <p>Correct CC2</p> <p>Correct CC4</p> <p>Force zeros into S0, S16, and SGTZ</p>	$S/CC2 = (S/CC2/4) + \dots$ $(S/CC2/4) = S0007Z \text{ (FASTABORT ENDE)}$ $S/CC4 = (S/CC4/2) + \dots$ $(S/CC4/2) = \text{(FASTABORT ENDE) S1631Z}$ $SGTZ = N(\text{FASTABORT ENDE})$ $S16 = N(\text{FASTABORT ENDE})$ $S0 = N(\text{FASTABORT ENDE})$	<p>Set CC2 if original space count (in D-register) = 0</p> <p>Set CC4 if original word count (in D-register) = 0</p> <p>To prevent setting CC3</p> <p>S16 is TW inhibit bit. S0 is TS inhibit bit. Neither should be tested for zero</p>
PH2 T5L	<p>If instruction is aborted (from PH1/C)</p> <p>One clock long</p> <p>Trap conditions:</p> <p>Set flip-flop TRAP if word count overflows and TW = 0 or if space count overflows and TS = 0</p> <p>Abort if SW1 or SW3 is set</p>	$S/TRAP = (S/TRAP)$ $(S/TRAP) = \text{FAST PH2 SW3 NSW6} + \text{FAST PH2 SW1 NSW5}$ $S/FASTABORT = \text{FAST PH2 SW1} + \text{FAST PH2 SW3}$ $S/FASTF1 = SW3 + SW1$	<p>SW3 is word count overflow, SW1 is space count overflow, NSW6 \Rightarrow TW = 0, NSW5 \Rightarrow TS = 0</p> <p>Instruction unconditionally aborted on space count or word count overflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2</p>
PH3 DR	<p>Sustained until data release (memory access not applicable for this instruction)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	$S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = \text{FASTABORT PH3} + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) \text{ NCLEAR}$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	<p>Request for core memory cycle</p> <p>Data request, inhibits transmission of another clock until data release from core memory</p>
			Mnemonic: MSP (13, 93)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
PH3 DR (Cont.)	$P + 1 \rightarrow P$	PUC31 = FAST PH3 + ...	Increment P-register to get SPW1 address
PH4 T5L	One clock long (MB0-MB31) → (C0-C31) (C0-C31) → (D0-D31) Branch to PH9	CXMB = DG DXC = FASTABORT PH4 BRPH9 = FAST PH4 (SW1 + SW3)	Load SPW1 from core memory into C-register Transfer SPW1 to D-register Branch to PH9 to set condition code
			Mnemonic: MSP (13, 93)

LOAD MULTIPLE (LM; 2A, AA). The LM instruction loads a sequential set of words from core memory into a sequential set of private memory registers. The set of core memory words begins with the contents of the location specified in the reference address field of the LM instruction and follows in ascending order. The set of private memory registers begins with the register specified in the R field of the LM instruction and continues in ascending order. The number of words to be loaded is indicated by the condition code. If all 16 private memory registers are to be loaded, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15.

LOAD MULTIPLE PHASE SEQUENCE. Preparation phases for the LM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-176 shows the simplified phase sequence for the LM

instruction. Table 3-73 lists the detailed logic sequence during all LM execution phases. After the preparation phases, the instruction branches to PH6 to read the first word from core memory. In the second pass through PH6, the first word is loaded into private memory and the second word is read from core memory. The instruction continues looping through PH6 until a zero value in the macro-counter indicates that all of the words have been loaded. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PH10.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.



901172A.3168

Figure 3-176. Load Multiple Instruction, Phase Sequence Diagram

Table 3-73. Load Multiple Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(B) : Program address (P) : First effective location (A) : CC (number of words) (MC) : CC (number of words) Preset conditions with PRE3: Set flip-flop MRQ Set flip-flop DRQ Branch to PH6</p>	<p>S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/M PRE3 NOU0 OLA + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ... BRPH6 = FAST/M PRE3 NOU0 NANLZ + ...</p>	<p>Request for core memory cycle Data request, inhibits transmission of another clock until data release received from memory</p>
PH6 DR 1st Pass	<p>Sustained until data release (MB0-MB31) → (C0-C31) (C0-C31) → (D0-D31) P + 1 → P MC - 1 → MC Enable signal (S/SXD) Set flip-flop RW Set flip-flop MRQ Set flip-flop DRQ</p>	<p>CXMB = DG DXC = FAST/L PH6 + ... PUC31 = FAST/L PH6 NOU0 + ... MCD7 = FAST/M NIOEN PH6 + ... (S/SXD) = FAST/L PH6 NMCZ + ... S/RW = (S/RW) (S/RW) = FAST/L PH6 NMCZ + ... R/RW = ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = FAST/L PH6 NMCZ + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...</p>	<p>Read first word from core memory Transfer first word to D-register for subsequent transfer to private memory Increment P-register to obtain core memory location of second word Decrement macro-counter for new number of words to be loaded Preset adder logic for D → S in PH6 second pass Prepare to write into private memory Request for core memory cycle Data request, inhibits transmission of another clock until data release received from memory</p>
(Continued)			Mnemonic: LM (2A, AA)

Table 3-73. Load Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 DR 1st Pass (Cont.)	Enable signal IOEN6 if $MC \geq 4$ Sustain PH6	IOEN6 = IOEN6/1 PH6 + ... IOEN6/1 = NMC0005Z + ... BRPH6 = FAST/M PH6 NMCZ + ...	Enable I/O service call if number of words to be loaded ≥ 4 Repeat PH6 to write into private memory and read another word
PH6 DR Not 1st Pass	Sustained until data release (D0-D31) \longrightarrow (S0-S31) (S0-S31) \longrightarrow (RW0-RW31) (MB0-MB31) \longrightarrow (C0-C31) (C0-C31) $\not\rightarrow$ (D0-D31) P + 1 $\not\rightarrow$ P R + 1 $\not\rightarrow$ R MC - 1 \longrightarrow MC Enable signal IOEN6 if $MC \geq 4$ Enable signal (S/SXD) if $MC \neq 0$ Set flip-flop RW if $MC \neq 0$ Sustain PH6 if $MC \neq 0$ Branch to PH9 if $MC = 0$	Adder logic set at first PH6 clock RWXS = RW CXMB = DG DXC = FAST/L PH6 + ... PUC31 = FAST/L PH6 NOU0 + ... RUC31 = FAST/L PH6 NOU0 + ... MCD7 = FAST/M NIOEN PH6 + ... IOEN6 = IOEN6/1 PH6 + ... IOEN6/1 = NMC0005Z + ... (S/SXD) = FAST/L PH6 NMCZ + ... S/RW = (S/RW) (S/RW) = FAST/L PH6 NMCZ R/RW = ... BRPH6 = FAST/M PH6 NMCZ + ... BRPH9 = FAST/M PH6 NOU0 MCZ	Load word into private memory Read another word from core memory Transfer word to D-register for subsequent transfer to private memory Increment P-register to obtain next sequential core memory location Increment R-register for next sequential private memory address Decrement macro-counter for new number of words if no I/O interrupt Enable I/O service call if number of words yet to be loaded ≥ 4 Preset adder for D \longrightarrow S if another word is to be loaded into private memory Prepare to write into private memory if another word is to be loaded Repeat PH6 if another word is to be loaded Branch to PH9 if no more words are to be loaded

Mnemonic: LM (2A, AA)

(Continued)

Table 3-73. Load Multiple Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S0-S31) ↗ (P0-P31)	SXB = PXSXB NDIS PXS = PXSXB PXSXB = NFAFL NFAMDS PH9	Address of next instruction in sequence → P-register via sum bus
PH10	Normal ENDE		
			Mnemonic: LM(2A, AA)

STORE MULTIPLE (STM; 2B, AB). The STM instruction stores the contents of a sequential set of private memory registers into a sequential set of core memory locations. The set of private memory registers begins with the register specified in the R field of the STM instruction and follows in ascending order. The set of core memory locations begins with the location specified in the reference address field of the instruction and continues in ascending order. The number of words to be stored is indicated by the condition code immediately before the STM instruction. If all 16 private memory registers are involved in the operation, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15.

STORE MULTIPLE PHASE SEQUENCE. Preparation phases for the STM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-177 shows the simplified phase sequence for the STM

instruction. Table 3-74 lists the detailed logic sequence during all STM execution phases. After the preparation phases, the instruction branches to PH6 to get the first word from private memory. In the second pass through PH6, the first word is stored in core memory and the second word is obtained from private memory. The instruction continues looping through PH6 until a zero value in the macro-counter indicates that all the words have been stored. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PH10.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.



901172A. 3169

Figure 3-177. Store Multiple Instruction, Phase Sequence Diagram

Table 3-74. Store Multiple Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(B) : Program address</p> <p>(P) : First effective location minus 1</p> <p>(A) : CC (number of words)</p> <p>(MC) : CC (number of words)</p> <p>(R) : Location of first word</p> <p>Preset conditions with PRE3:</p> <p>Reset flip-flop NAXRR</p>	<p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FAST/M PRE3 NOU0 NOLA + ...</p> <p>R/NAXRR = ...</p>	<p>Preset for transfer of private memory contents</p> <p>↗ A-register in PH6</p>
			Mnemonic: STM (2B, AB)

(Continued)

Table 3-74. Store Multiple Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Branch to PH6	BRPH6 = FAST/M PRE3 NOUO NANLZ + ...	
PH6 T5L 1st Pass	One clock long (RR0-RR31) \rightarrow (A0-A31) P + 1 \rightarrow P R + 1 \rightarrow R MC - 1 \rightarrow MC Enable signal (S/SXA) Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ Reset flip-flop NAXRR Enable signal IOEN6 if MC \geq 4 Sustain PH6	AXRR set at previous clock PUC31 = FAST/L PH6 NOU0 + ... RUC31 = FAST/S PH6 + ... MCD7 = FAST/M NIOEN PH6 + ... (S/SXA) = FAST/S PH6 NMCZ + ... S/MBXS = (S/MBXS) (S/MBXS) = FAST/S PH6 NMCZ R/MBXS = ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = (S/MBXS) R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MBXS) R/DRQ = ... S/NAXRR = N(S/AXRR) (S/AXRR) = FAST/S PH6 + ... R/NAXRR = ... IOEN6 = IOEN6/1 PH6 + ... IOEN6/1 = NMC0005Z + ... BRPH6 = FAST/M PH6 NMCZ + ...	Get first word from private memory Increment P-register to obtain core memory location of first word Get address of second word in private memory Decrement macro-counter for new number of words to be loaded Preset adder logic for A \rightarrow S in PH6 second pass Preset for transfer of A-register contents to core memory Request for core memory cycle Data request, inhibits transmission of another clock until data release received from memory Preset for transfer of private memory contents \rightarrow A-register Enable I/O service call if number of words to be stored \geq 4 Repeat PH6 to transfer another word to core memory

(Continued)

Mnemonic: STM (2B, AB)

Table 3-74. Store Multiple Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
PH6 DR Not 1st Pass	<p>Sustained until data release</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (MB0-MB31)</p> <p>(RR0-RR31) ↗ (A0-A31)</p> <p>P + 1 ↗ P</p> <p>R + 1 ↗ R</p> <p>MC - 1 → MC</p> <p>Reset flip-flop NAXRR</p> <p>Enable signal IOEN6 if MC ≥ 4</p> <p>Enable signal (S/SXA) if MC ≠ 0</p> <p>Sustain PH6 if MC ≠ 0</p> <p>Branch to PH9 if MC = 0</p>	<p>Adder logic set at last PH6 clock</p> <p>AXRR set at previous clock</p> <p>PUC31 = FAST/L PH6 NOU0 + ...</p> <p>RUC31 = FAST/L PH6 NOU0 + ...</p> <p>MCD7 = FAST/M NIOEN PH6 + ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FAST/S PH6 + ...</p> <p>R/NAXRR = ...</p> <p>IOEN6 = IOEN6/1 PH6 + ...</p> <p>IOEN6/1 = NMC005Z + ...</p> <p>(S/SXA) = FAST/S PH6 NMCZ + ...</p> <p>BRPH6 = FAST/M PH6 NMCZ + ...</p> <p>BRPH9 = FAST/M PH6 NOU0 MCZ</p>	<p>Write first word into memory</p> <p>Read subsequent words from private memory</p> <p>Increment P-register to obtain next sequential core memory location</p> <p>Increment R-register for next sequential private-memory address</p> <p>Decrement macro-counter for new number of words if no I/O interrupt</p> <p>Preset for transfer of subsequent words from private memory</p> <p>Enable I/O service call if number of words yet to be stored ≥ 4</p> <p>Preset adder logic for A → S</p> <p>Repeat PH6 if another word is to be stored</p> <p>Branch to PH9 if no more words are to be stored</p>
PH9 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S0-S31) ↗ (P0-P31)</p>	<p>SXB = PXSXB NDIS</p> <p>PXS = PXSXB</p> <p>PXSXB = NFAFL NFAMDS PH9</p>	<p>Address of next instruction in sequence → P-register via sum bus</p>
PH10 DR	<p>Sustained until data release</p> <p>Normal ENDE</p>		
			Mnemonic: STM (2B, AB)

3-76 Family of Branch Instructions (FABRANCH)

BRANCH ON CONDITIONS SET (BCS; 69, E9). The BCS instruction forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is nonzero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCS instruction is executed. If the logical product is zero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the R field of the BCS instruction is 0000, the logical

product is unconditionally zero. Therefore, the BCS can be used as a no-operation instruction by setting the R field to zero.

Branch on Conditions Set Phase Sequence. Preparation phases for the BCS instruction are the same as the general PREP phases for the word instructions, described in paragraph 3-59. Figure 3-178 shows the simplified phase sequence for the BCS instruction during execution, and table 3-75 lists the detailed logic sequence during all BCS execution phases.



901172A.3171

Figure 3-178. BCS Instruction, Phase Sequence Diagram

Table 3-75. Branch on Conditions Set Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>S/MRQ = (S/MRQ/1) + ...</p> <p>S/MRQ/1 = FABRANCH NANLZ PRE/12 + ...</p> <p>FABRANCH = O1 O2 NO3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = FABRANCH PRE3</p>	<p>Address of next instruction in sequence</p> <p>Address of next instruction if branch conditions satisfied</p> <p>Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied. If the branch condition is satisfied, PH9 is skipped and memory request must have been made previously</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH1 DR	<p>One clock long</p> <p>Compare contents of R field of BCS instruction with condition code and branch</p>	<p>BRPH9 = FUBCS PH1 N(R CC) + ...</p> <p>FUBCS = OU6 OL9</p> <p>S/PH9 = BRPH9 NCLEAR + ...</p> <p>R/PH9 = ...</p> <p>BRPH10 = FUBCS PH1 (R CC) + ...</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p> <p>(R/CC) = CC1 R28 + CC2 R29 + CC3 R30 + CC4 R31</p>	<p>Branch to PH9 if logical product of (R) and (CC) is zero. Branch condition not satisfied</p> <p>Branch to PH10 if logical product of (R) and (CC) is not zero. Branch condition satisfied</p> <p>Logical product of R field and condition code</p>
PH9 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p>	<p>CXMB = DG = /DG/</p> <p>SXB = PXSXB NDIS + ...</p>	<p>Requirement for DR is result of unconditional MRQ in PREP and DRQ in PH1</p> <p>Instruction in effective address. Meaningless if this phase is entered since branch condition has not been satisfied</p>
			Mnemonic: BCS (69, E9)

(Continued)


Table 3-75. Branch on Conditions Set Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 DR (Cont.)	$(B0-B31) \longrightarrow (S0-S31)$ $(S15-S31) \not\rightarrow (P15-P31)$ Set flip-flop BRP Set flip-flop MRQ Set flip-flop DRQ	$PXSXB = NFAFL NFAMDS PH9 + \dots$ $PXS = PXSXB + \dots$ $S/BRP = PXSXB + \dots$ $R/BRP = PRE1 NFAIM + \dots$ $S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = PSXSXB + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Store program address in P-register Signifies that program address is in the P-register Memory request for next instruction in sequence Inhibits transmission of another clock until data release received from memory
PH10 DR	ENDE functions	See table 3-18	If entered from PH1, next instruction is from effective address in P-register at end of PREP. If entered from PH9, next instruction is from program address
			Mnemonic: BCS (69, E9)

BRANCH ON CONDITIONS RESET (BCR; 68, E8). The BCR instruction forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is zero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCR instruction is executed. If the logical product is nonzero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the R field of the BCR instruction is 0000, the logical product is unconditionally zero. Therefore,

the BCR instruction can be used as an unconditional branch instruction by setting the R field to zero.

Branch on Conditions Reset Phase Sequence. Preparation phases for the BCR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-179 shows the simplified phase sequence for the BCR instruction during execution, and table 3-76 lists the detailed logic sequence during all BCR execution phases.



901172A.3172

Figure 3-179. BCR Instruction, Phase Sequence Diagram

Table 3-76. Branch on Conditions Reset Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP:</u>		
	(B) : Program address		Address of next instruction in sequence
	(P) : Effective address		Address of next instruction if branch conditions satisfied
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FABRANCH \text{ NANLZ } PRE/12 + \dots$ $FABRANCH = O1 \ O2 \ NO3 + \dots$ $R/MRQ = \dots$	Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH10 is entered from PH1
	Set flip-flop DRQ	$S/DRQ = (S/DRQ) \text{ NCLEAR}$ $(S/DRQ) = (S/DRQ2) + \dots$ $(S/DRQ/2) = FABRANCH \text{ PRE3}$	
			Mnemonic: BCR (68, 'E8)

(Continued)

Table 3-76. Branch on Conditions Reset Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 DR	One clock long Compare contents of R field of BCR instruction with condition code, and branch	$BRPH9 = FUBCR PH1 (R CC) + \dots$ $FUBCR = OU6 OL8$ $S/PH9 = BRPH9 NCLEAR + \dots$ $R/PH9 = \dots$ $BRPH10 = FUBCR PH1 N(R CC) + \dots$ $S/PH10 = BRPH10 NCLEAR + \dots$ $R/PH10 = \dots$ $(R CC) = CC1 R28 + CC2 R29 + CC3 R30 + CC4 R31$	<p>Branch to PH9 if logical product of (R) and (CC) is not zero. Branch condition not satisfied</p> <p>Branch to PH10 if logical product of (R) and (CC) is zero. Branch condition satisfied</p> <p>Logical product of R field and condition code</p>
PH9 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) → (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	$CXMB = DG = /DG/$ $SXB = PXSXB NDIS + \dots$ $PXSXB = NFAFL NFAMDS PH9 + \dots$ $PXS = PXSXB + \dots$ $S/BRP = PXSXB + \dots$ $R/BRP = PRE1 NFAIM + \dots$ $S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = PXSXB + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	<p>Requirement for DR result of unconditional MRQ in PREP and DRQ in PH1</p> <p>Instruction in effective address. Meaningless if this phase is entered since branch condition has not been satisfied</p> <p>Stores program address in P-register</p> <p>Signifies that program address is in P-register</p> <p>Memory request for next instruction in sequence</p> <p>Inhibits transmission of another clock until data release received from memory</p>
			Mnemonic: BCR (68, E8)

(Continued)

Table 3-76. Branch on Conditions Reset Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR	ENDE functions	See table 3-18	If entered from PH1, next instruction is from effective address in P-register at end of PREP. If entered from PH9, next instruction is from program address
			Mnemonic: BCR (68, E8)

BRANCH AND LINK (BAL; 6A, EA). The BAL instruction determines the effective address, loads the address of the next instruction in normal sequence into bit positions 15 through 31 of private memory register R, and clears bit positions 0 through 14 to zero. The effective address then replaces the address of the next instruction in normal sequence, and the instruction pointed to by the effective address of the BAL instruction is executed.

If the effective address of the BAL instruction is a non-existent memory address, the computer aborts execution of the BAL instruction and traps to location X'40'. In this case, the instruction address stored by the XPSD instruction in location X'40' is the address of the BAL instruction.

Branch and Link Phase Sequence. Preparation phases for the BAL instruction are the same as the general PREP phases for word instruction, described in paragraph 3-59. Figure 3-180 shows the simplified phase sequence for the instruction during execution, and table 3-77 lists the detailed logic sequence during all BAL execution phases.




Figure 3-180. BAL Instruction, Phase Sequence Diagram

Table 3-77. Branch and Link Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Enable signal (S/SXB)</p> <p>Set flip-flop RW</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>(S/SXB) = FUBAL PRE3 + ...</p> <p>FUBAL = OU6 OLA</p> <p>S/RW = (S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = FUBAL NANLZ PRE3 + ...</p> <p>R/RW = ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FABRANCH NANLZ PRE/12 + ...</p> <p>FABRANCH = O1 O2 NO3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = FABRANCH PRE3</p>	<p>Address of next instruction in sequence</p> <p>Address of next instruction to be used</p> <p>Preset logic for B → S in PH1</p> <p>Prepare to store next instruction in sequence in private memory</p> <p>Memory request for instruction at effective address</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH1 DR	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>Branch to PH10</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>BRPH10 = FUBAL PH1 + ...</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p>	<p>Store program address in private memory register R</p>
PH10 DR	<p>ENDE functions</p>	<p>See table 3-18</p>	<p>Execute instruction in effective address</p>
			<p>Mnemonic: BAL (6A, EA)</p>

BRANCH ON DECREMENTING REGISTER (BDR; 64, E4).
 The BDR instruction decrements the contents of private memory register R by one. If the result is a positive value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BDR instruction is executed. If the result is zero or a negative value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BDR instruction is a non-existent memory address and the result of decrementing private memory register R is a positive value, the computer aborts execution of the BDR instruction and traps to

location X'40'. In this case, private memory register R contains the value that existed just before execution of the BDR instruction, and the instruction address stored by the XPSD instruction in location X'40' is the address of the aborted BDR instruction.

Branch on Decrementing Register Phase Sequence. Preparation phases for the BDR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-181 shows the simplified phase sequence for the BDR instruction during execution, and table 3-78 lists the detailed logic sequence during all BDR execution phases.




Figure 3-181. BDR Instruction, Phase Sequence Diagram

Table 3-78. Branch on Decrementing Register Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p>At end of PREP:</p> <p>(A) : RR</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Enable signal (S/SXAM1)</p> <p>Set flip-flop RW</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>(S/SXAM1) = FUBDR PRE3 + ...</p> <p>FUBDR = OU6 OL4</p> <p>S/RW = (S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = FUBDR NANLZ PRE3 + ...</p> <p>R/RW = ...</p> <p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FABRANCH NANLZ PRE/12 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = FABRANCH PRE3</p>	<p>Contents of private memory register R</p> <p>Address of next instruction in sequence</p> <p>Address of next instruction if branch conditions satisfied</p> <p>Preset adder for (A-1) → S in PH1</p> <p>Prepare to store (A-1) in private memory register R</p> <p>Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH10 is entered from PH1</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH1 DR	<p>One clock long</p> <p>(A0-A31) - 1 → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>Set PH10 if (S0-S31) is greater than zero</p> <p>Set PH9 if (S0-S31) is zero or less than zero</p>	<p>Adder logic set at last PREP clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PREP clock</p> <p>S/PH10 = FUBDR PH1 SGTZ + ...</p> <p>SGTZ = (S0 + S1 + ... + S31) N(S0 NFACOMP) + ...</p> <p>R/PH10 = ...</p> <p>S/PH9 = FUBDR PH1 NSGTZ + ...</p> <p>R/PH9 = ...</p>	<p>Store (A-1) in private memory register R</p> <p>S is greater than zero if (S0-S31) contains at least one 1, and S0 = 0. Branch condition satisfied</p> <p>Branch condition not satisfied</p>
			Mnemonic: BDR (64, E4)

(Continued)

Table 3-78. Branch on Decrementing Register Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
PH9 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) → (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>CXMB = DG = /DG/</p> <p>SXB = PXSXB NDIS + ...</p> <p>PXSXB = NFAFL NFAMDS PH9 + ...</p> <p>PXS = PXSXB + ...</p> <p>S/BRP = PXSXB + ...</p> <p>R/BRP = PRE1 NFAIM + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = PXSXB + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Requirement for DR result of unconditional MRQ in PREP and DRQ in PH1.</p> <p>Instruction in effective address meaningless in this phase</p> <p>Stores program address in P-register</p> <p>Signifies that program address is in P-register</p> <p>Memory request for next instruction in sequence</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH10 DR	ENDE functions	See table 3-18	<p>If entered from PH1, next instruction is from effective address in P-register at PREP. If entered from PH9, next instruction is from program address</p>
			Mnemonic: BDR (64, E4)

BRANCH ON INCREMENTING REGISTER (BIR; 65, E5).
 The BIR instruction increments the contents of private memory register R by one. If the result is a negative value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BIR instruction is executed. If the result is zero or a positive value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BIR instruction is a non-existent memory address, and the result of incrementing the contents of private memory register R is negative, the computer aborts execution of the BIR instruction and traps

to location X'40'. In this case, private memory register R still contains the value that existed just before execution of the BIR instruction, and the instruction address stored by the XPSD instruction in location X'40' is the address of the aborted BIR instruction.

Branch on Incrementing Register Phase Sequence. Preparation phases for the BIR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-182 shows the simplified phase sequence for the instruction during execution, and table 3-79 lists the detailed logic sequence for all BIR execution phases.



901172A.3175

Figure 3-182. BIR Instruction, Phase Sequence Diagram

Table 3-79. Branch on Incrementing Register Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : RR</p> <p>(B) : Program address</p> <p>(P) : Effective address</p> <p>Set flip-flop MRQ</p>	<p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FABRANCH NANLZ PRE/12 + ...</p> <p>R/MRQ = ...</p>	<p>Contents of private memory register R</p> <p>Address of next instruction in sequence</p> <p>Address of next instruction if branch conditions satisfied</p> <p>Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH10 is entered from PH1</p>
			Mnemonic: BIR (65, E5)

(Continued)

Table 3-79. Branch on Incrementing Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Set flip-flop DRQ Enable signal (S/SXAP1) Set flip-flop RW	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/DRQ/2) + ... (S/DRQ/2) = FABRANCH PRE3 (S/SXAP1) = FUBIR PRE3 + ... FUBIR = OU6 OL5 S/RW = (S/RW/1) = (S/RW) + ... (S/RW) = FUBIR NANLZ PRE3 + ... R/RW = ...	Inhibits transmission of another clock until data release received from memory Preset adder for (A + 1) → S in PHI Prepare to store (A + 1) in private memory register R
PHI DR	One clock long (A0-A31) + 1 → (S0-S31) (S0-S31) → (RW0-RW31) Branch to PH9 if (A + 1) positive or zero Set PH10 if (A + 1) negative	Adder logic set at last PREP clock RWXS/0-RWXS/3 = RW + ... RW = Set at last PREP clock BRPH9 = FUBIR PH1 NS0 + ... S/PH9 = BRPH9 NCLEAR + ... R/PH9 = ... S/PH10 = FUBIR PH1 NBRPH9 + ...	Store (A + 1) in private memory register R Sign bit (S0) is 0 for (A + 1) positive or zero. Branch condition not satisfied If not BRPH9, sign bit is 1, indicating negative number. Branch condition satisfied
PH9 DR	Sustained until DR (MB0-MB31) → (C0-C31) (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flop BRP Set flip-flop MRQ	CXMB = DG = /DG/ PXSXB = NFAFL NFAMDS PH9 + ... S/BRP = PXSXB + ... R/BRP = PRE1 NFAIM + ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = PSXSB + ... R/MRQ = ...	Requirements for DR result of unconditional MRQ in PRE and DRQ in PHI Instruction in effective address. Meaningless in this phase Stores program address in P-register Signifies that program address is in the P-register Memory request for next instruction in sequence
			Mnemonic: BIR (65, E5)

(Continued)

Table 3-79. Branch on Incrementing Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 DR (Cont.)	Set flip-flop DRQ	$S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release received from memory
PH10	ENDE functions	See table 3-18	If entered from PH1, next instruction is effective address in P-register. If entered from PH9, next instruction is from program address
			Mnemonic: BIR (65, E5)

EXECUTE (EXU; 67, E7). The EXU instruction causes the computer to execute the instruction in the location pointed to by the effective address of the EXU instruction (subject instruction). The subject instruction is performed exactly as if it, instead of the EXU instruction, were initially accessed. If the subject instruction is another EXU instruction, the computer executes the new subject instruction. A sequence of EXU instructions will be processed until an instruction other than an EXU is accessed. After the final effective instruction is executed, the computer returns to the next instruction in sequence after the initial EXU instruction, unless the effective instruction is a branch instruction, which results in transfer to a different location.

If an interrupt activation occurs between the beginning of an EXU instruction and the last interruptible point of the effective instruction, the computer processes the interrupt-servicing routine for the active interrupt level and then returns program control to the EXU instruction. A program is interruptible after every instruction access, including accesses made with the EXU instruction. The effective instruction is interrupted in the normal manner for its type of instruction.

If a trap condition occurs between the beginning of an EXU instruction and the completion of the effective instruction, the computer traps to the appropriate location. The instruction address stored by the XPSD in the trap location is the address of the EXU instruction.

Execute Phase Sequence. Preparation phases for the EXU instruction are the same as the general PREP phases for word instruction, described in paragraph 3-59.

Figure 3-183 shows the simplified phase sequence for the instruction during execution, and table 3-80 lists the detailed logic sequence during all EXU execution phases.




Figure 3-183. EXU Instruction, Phase Sequence Diagram

Table 3-80. Execute Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>Set flip-flop MRQ</p> <p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	<p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FABRANCH NANLZ PRE/12 + ...</p> <p>R/MRQ = ...</p> <p>BRPH10 = FUEXU NANLZ PRE3 + ...</p> <p>FUEXU = OU6 OL7</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = BRPH10 + ...</p> <p>R/DRQ = ...</p>	<p>Address of next instruction in sequence</p> <p>Memory request for subject instruction addressed by EXU instruction</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH10	<p>ENDE functions, with following exceptions:</p> <p>Inhibit (P + 1) \nrightarrow P</p> <p>Enable downcount</p>	<p>See table 3-18</p> <p>PUC31 = N(FUEXU ENDE) PH10 NHALT NIOSC NINT NKAHOLD</p> <p>PDC31 = FUEXU ENDE (INT + IOSC)</p>	<p>PUC31 false because (FUEXU ENDE) true, unless (INT + IOSC)</p> <p>(P - 1) \nrightarrow P if I/O service call pending or interrupt pending. The EXU will be executed again after the I/O service call or interrupt routine is processed</p>
			Mnemonic: EXU (67, E7)

3-77 Family of Call Instructions (FACAL)

CALL 1 THROUGH CALL 4 (CAL1 THROUGH CAL4; 04 THROUGH 07, 84 THROUGH 87). CAL1 through CAL4 cause a trap to memory locations X'48' through X'4B', respectively, for the next instruction in sequence. The instruction in the trap location must be an exchange program status doubleword (XPSD) instruction. The R field of the CAL instruction word is ORed with CC1 through CC4 of the new program status doubleword. The Rfield value may also be

used to modify the instruction address portion of the new program status doubleword. Both of these actions are discussed in the description of the XPSD instruction, paragraph 3-78. Execution of a CALL instruction involves storing the R field and enabling the INTRAP phases; further actions are then the same as the normal TRAP sequence discussed in paragraph 3-30. Table 3-81 lists the detailed logic sequence during all CAL execution phases. Preparation phases for CAL are the same as the general PREP phases for word instructions, described in paragraph 3-59.

Table 3-81. CAL1 Through CAL4 Sequence

Phase	Function Performed	Signals Involved	Comments																														
PREP	At end of PREP: (B) : Program address		Not used																														
PH1 T5L	(R28-R31) → (TRACC1-TRACC4) Set flip-flop TR28 Set flip-flop TR30 if CAL3 or CAL4 Set flip-flop TR31 if CAL2 or CAL4	S/TRACC1 = FACAL PH1 NTRAP NSTRAP R28 ⋮ S/TRACC4 = FACAL PH1 NTRAP NSTRAP R31 FACAL = OU0 (NO4 O5) R/TRACC1-R/TRACC4 = (S/TRAP) + ... (S/TRAP) = FACAL PH1 + ... S/TR28 = FACAL PH1 NTRAP NSTRAP + ... R/TR28 = (S/TRAP) + ... S/TR30 = FACAL PH1 NTRAP NSTRAP O6 + ... R/TR30 = (S/TRAP) + ... S/TR31 = FACAL PH1 NTRAP NSTRAP O7 R/TR31 = (S/TRAP) + ...	TRACC1 through TRACC4 are used to set the condition code flip-flops during execution of the XPSD instruction During INTRAP phases, TR28 through TR31 → P28 through P31 to give least significant hexadecimal digit of trap location <table border="1"> <thead> <tr> <th>INST</th> <th>TR28</th> <th>TR29</th> <th>TR30</th> <th>TR31</th> <th>DIGIT</th> </tr> </thead> <tbody> <tr> <td>CAL1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>X'8'</td> </tr> <tr> <td>CAL2</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>X'9'</td> </tr> <tr> <td>CAL3</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>X'A'</td> </tr> <tr> <td>CAL4</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>X'B'</td> </tr> </tbody> </table> Most significant hexadecimal digit is always 4 TR28 through TR31 may also modify instruction address during XPSD instruction Mnemonic: CAL1-CAL4 (04-07, 84-87)	INST	TR28	TR29	TR30	TR31	DIGIT	CAL1	1	0	0	0	X'8'	CAL2	1	0	0	1	X'9'	CAL3	1	0	1	0	X'A'	CAL4	1	0	1	1	X'B'
INST	TR28	TR29	TR30	TR31	DIGIT																												
CAL1	1	0	0	0	X'8'																												
CAL2	1	0	0	1	X'9'																												
CAL3	1	0	1	0	X'A'																												
CAL4	1	0	1	1	X'B'																												

(Continued)

Table 3-81. CAL1 Through CAL4 Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont.)	Set flip-flop TRAP	$S/TRAP = (S/TRAP) NRESET$ $(S/TRAP) = FACAL PH1 + \dots$ $R/TRAP = (R/TRAP) = FAPSD PH5 + \dots$	Preliminary actions before going into INTRAP phases. INTRAP phases are now entered
	Set flip-flop INTRAP	$S/INTRAP = (S/INTRAP) NRESET$ $(S/INTRAP) = N(PCP2 NKRUN + INTRAP + DCSTOP) NPCPACT (S/TRAP)$	
	Set flip-flop INTRAP1	$S/INTRAP1 = (S/INTRAP) NRESET$ $R/INTRAP1 = INTRAP2 + \dots$	
	Set flip-flop INTRAP2	$S/INTRAP2 = (S/INTRAP) + \dots$ $R/INTRAP2 = \dots$	
	Inhibit setting PRE1	$PREIEN = N(S/TRAP) N(S/INTRAP) NIOSC NHALT$	
	Clear	$CLEAR = (S/INTRAP) + \dots$	

3-78 Family of Program Status Doubleword Instructions (FAPSD)

LOAD PROGRAM STATUS DOUBLEWORD (LPSD; 0E, 8E).

The LPSD instruction replaces bits 0 through 39 of the current program status doubleword with bits 0 through 39 of the effective doubleword of the instruction address. Bits 56 through 59 of the program status doubleword are conditionally replaced.

General. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current program status doubleword (PSD) is stored in flip-flops and registers of the Sigma 5. The correspondence between the two storage locations is indicated in table 3-82.

Table 3-82. Program Status Doubleword Storage

Doubleword Bits	Flip-Flops	Content and Mnemonic
0-3	CC1-CC4	Condition code (CC)
4		Zero
5	FS	Floating significant mask (FS)
6	FZ	Floating zero mask (FZ)
7	NFN	Floating normalize mask (FN)
8	NMASTER	Master/slave mode control (MS)
9		Zero
10	DM	Decimal fault trap mask (DM)
11	AM	Fixed-point arithmetic overflow trap mask (AM)
12-14		Zeros
15-31	P15-P31	Instruction address (IA)

(Continued)

Table 3-82. Program Status Doubleword Storage (Cont.)

Doubleword Bits	Flip-Flops	Content and Mnemonic
32-33		Zeros
34-35	WK0, WK1	Write key (WK)
36		Zero
37	CIF	Counter interrupt group inhibit (CI)
38	II	I/O interrupt group inhibit (II)
39	EI	External interrupt group inhibit (EI)
40-55		Zeros
56-59	RP24-RP27	Register pointer (RP)
60-63		Zeros

Conditional Operations. If bit position 8 of the LPSD instruction contains a one, bits 56 through 59 of the current program status doubleword (register pointer bits) are replaced by bits 56 through 59 of the effective doubleword (bits 24 through 27 of PSW2). If bit position 8 of the LPSD instruction contains a zero, the register pointer bits of the current PSD are not changed.

If bit position 10 of the LPSD instruction contains a one, the highest priority interrupt level currently in the active state is reset to either the armed or the disarmed state. The interrupt level is armed if bit 11 of the LPSD instruction contains a one, or is disarmed if bit 11 of the LPSD instruction contains a zero. If bit 10 of the LPSD instruction contains a zero, no interrupt level is affected in any way.

Load Program Status Doubleword Phase Sequence. Preparation phases for the LPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-184 shows the simplified phase sequence for the LPSD instruction during execution. Table 3-83 lists the detailed logic sequence during all LPSD execution phases.




Figure 3-184. Load Program Status Doubleword Instruction, Phase Sequence Diagram

Table 3-83. Load Program Status Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : PSW1 (bits 0-3, 5-8, 10, 11)</p> <p>(B) : Program address</p> <p>(P) : PSW1 address</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>Branch to PH3</p>	<p>S/MRQ = (S/MRQ) = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAPSD (PRE/34 + PH2) + ...</p> <p>FAPSD = OU0 O6 (O4 O5)</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>BRPH3 = FAPSD NO7 NANLZ PRE3 + ...</p>	<p>Current PSW1 (not used)</p> <p>Address of next instruction in sequence (not used)</p> <p>Address of first word of program status doubleword to be loaded</p> <p>Memory request for MB → C transfer in PH3</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH3 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) → (D0-D31)</p> <p>Enable signal (S/SXAPD)</p> <p>Clear A-register</p> <p>Upcount P-register</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>CXMB = DG = /DG/</p> <p>DXC = FAPSD PH3 + ...</p> <p>(S/SXAPD) = FAPSD PH3 + ...</p> <p>AXZ = FAPSD PH3 + ...</p> <p>PUC31 = FAPSD (PH1 + PH3) + ...</p> <p>S/MRQ = (S/MRQ) = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAPSD PH3 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Transfer addressed PSW1 to C-register</p> <p>Transfer addressed PSW1 to D-register</p> <p>Preset adder for (A + D) → S in PH4</p> <p>(A + D) becomes (0 + D)</p> <p>Store address of PSW2 in P-register</p> <p>Core memory request for addressed PSW2</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH4 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p>	<p>CXMB = DG = /DG/</p>	<p>Transfer addressed PSW2 to C-register</p> <p>Mnemonic: LPSD (0E, 8E)</p>

(Continued)

Table 3-83. Load Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments		
PH4 DR (Cont.)	(C0-C31) \rightarrow (D0-D31)	DXC = FAPSD PH4 + ...	Transfer addressed PSW2 to D-register		
	(A0-A31) + (D0-D31) \rightarrow (S0-S31)	Adder logic set at PH3 clock	A-register cleared, therefore effectively a D \rightarrow S transfer		
	(S15-S31) \rightarrow (P15-P31)	PXS = FAPSD PH4 + ...	Store PSW2 address (A1) in P-register		
	Set flip-flop CEINT if R30	S/CEINT = FPASD PH4 NO7 R30 R/CEINT = ...	Clock enable interrupt		
	Store bits 0-3, 5-8, 10, and 11 of PSW1 in flip-flops	S/CC1 = S0 CCXS/0 + ... CCXS/0 = PSW1XS + ... PSW1XS = FAPSD PH4 + ...	R/CC1 = (R/CC1) = (R/CC) + ... (R/CC) = CCXS/0 + ...	Condition code	
		S/CC2 = S1 CCXS/0 + ...	S/CC3 = S2 CCXS/0 + ...		
		S/CC4 = S3 CCXS/0 + ...	R/CC2 = R/CC3 = R/CC4 = (R/CC) + ...		
		S/FS = S5 PSW1XS + ... R/FS = PSW1XS + ...	S/FZ = S6 PSW1XS + ... R/FZ = PSW1XS + ...		Floating significant mask
		S/FNF = S7 PSW1XS + ... R/FNF = ...	S/NMASTER = S8 PSW1XS + ... R/NMASTER = PSW1XS + ...		Floating zero mask
		S/DM = S10 PSW1XS + ... R/DM = PSW1XS + ...	S/AM = S11 PSW1XS + ... R/AM = PSW1XS + ...		Floating normalize mask
		S/AM = S11 PSW1XS + ... R/AM = PSW1XS + ...	(S/SXD) = FAPSD PH4 + ...		Master/slave mode control
		(S/SXD) = FAPSD PH4 + ...	S/MRQ = (S/MRQ) = (S/MRQ/1) + ... (S/MRQ/1) = FAPSD PH4 + ...		Decimal fault trap mask
		S/MRQ = (S/MRQ) = (S/MRQ/1) + ... (S/MRQ/1) = FAPSD PH4 + ...	R/MRQ = ...		Fixed point arithmetic overflow trap mask
		R/MRQ = ...			Preset adder for D \rightarrow S transfer in PH5
		Enable signal (S/SXD)			
		Set flip-flop MRQ			

Mnemonic: LPSD (0E, 8E)

(Continued)

Table 3-83. Load Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 T5L	<p>One clock long (D0-D31) → (S0-S31)</p> <p>Store bits 34, 35, 37, 38, and 39 of program status doubleword (bits 2, 3, 5, 6, and 7 of PSW2)</p> <p>If R28, store register pointer bits</p> <p>Enable signal LEVACT (if R30)</p> <p>Enable signal LEVARM (if R30 R31)</p> <p>Reset flip-flop TRAP</p> <p>Reset flip-flops TRACC/1 through TRACC/4</p>	<p>Adder logic set at PH4 clock</p> <p>S/WK0 = S2 PSW2XS PSW2XS = FAPSD PH5 + ... R/WK0 = PSW2XS S/WK1 = S3 PSW2XS R/WK1 = PSW2XS S/CIF = (S/CIF/2) + ... = S5 PSW2XS R/CIF = PSW2XS/1 + ... PSW2XS/1 = PSW2XS NO7</p> <p>S/II = S6 PSW2XS/1 R/II = (R/1) = PSW2XS/1 + ... S/EI = S7 PSW2XS + ... R/EI = PSW2XS/1 + ...</p> <p>S/RP24 = S24 RPXS + ... ⋮ S/RP27 = S27 RPXS + ... RPXS = PSW2XS R28 + ... R/RP24 = R/RP25 = R/RP26 = R/RP27 = RPXS</p> <p>LEVACT = FAPSD PH5 NO7 R30 + ...</p> <p>LEVARM = FAPSD PH5 NO7 R30 R31 + ...</p> <p>R/TRAP = (R/TRAP) (R/TRAP) = FAPSD PH5 + ... R/TRACC/1 = (R/TRACC) R/TRACC/4 = (R/TRACC) (R/TRACC) = FAPSD PH5</p>	<p>Transfer addressed PSW2 to sum bus</p> <p>Write key bit 0</p> <p>Write key bit 1</p> <p>Counter interrupt bit</p> <p>For LPSD, PSW2XS/1 = PSW2XS</p> <p>I/O interrupt bit</p> <p>External interrupt bit</p> <p>If R28 not set, register pointer bits (56-59) of program status doubleword not changed</p> <p>Clear highest priority interrupt in active state</p> <p>Arm interrupt level</p>
PH6 DR	<p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	<p>BRPH10 = FAPSD PH6 + ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = BRPH10 + ... R/DRQ = ...</p>	<p>Inhibits transmission of another clock until data release received from memory</p>
PH10 DR	<p>ENDE functions</p>	<p>See table 3-18</p>	<p>Mnemonic: LPSD (0E, 8E)</p>

EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD; 0F, 8F). The XPSD instruction stores the entire current program status doubleword (PSD) and replaces the current PSD with a new PSD. Bits 0 through 35 of the current PSD are unconditionally replaced by bits 0 through 35 of the new PSD. Bits 37 through 39 and bits 56 through 59 of the current PSD are conditionally modified.

General. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current PSD is stored in flip-flops and registers of the Sigma 5. The relation between the two storage locations is indicated in table 3-82.


Standard Operations. Word 1 (PSW1) of the current PSD is stored in the location pointed to by the effective address of the XPSD instruction. The P-register count is then incremented by one, and word 2 (PSW2) of the current PSD is stored in the next consecutive location. The P-register count is incremented once more, and the PSW1 of the new PSD is fetched from memory and stored in flip-flops and registers of the Sigma 5. (Refer to bits 0 through 31 in table 3-82.) The P-register count is incremented once again, PSW2 of the new PSD is fetched from memory, and bits 32 through 36 are stored. The contents of bits 37 through 63 of the new PSD are dependent upon additional data.

Conditional Operations. If bit position 8 of the XPSD instruction contains a one, bits 56 through 59 of the current PSD (register pointer bits) are replaced by bits 56 through 59 of the new PSD (bits 24 through 27 of the new

PSW2). If bit 8 of the XPSD instruction contains a zero, the current register pointer bits are not changed. An OR operation is performed between bits 37 through 39 of the current PSD and the corresponding bits in the new PSD fetched from memory. For these bit positions, if the bit in the new PSD is a zero, the corresponding bit of the current PSD is stored in the new PSD without change. If the bit in the new PSD is a one, the corresponding bit of the new PSD is set to 1. For example:

<u>Current PSD</u>	<u>New PSD</u>	<u>Stored PSD (final value)</u>
101	000	101
101	010	111
001	100	101
000	110	110
011	101	111

Trap Operations. If the XPSD instruction is executed because of a nonallowed operation or a CAL instruction, the operations illustrated in figure 3-185 are performed. Information stored in flip-flops TRACC1 through TRACC4 causes flip-flops CC1 through CC4 to be set, and results in arithmetic operations or logic operations during execution of the XPSD instruction.



901172A.3192

Figure 3-185. Exchange Program Status Doubleword Instruction, Flow Diagram

Exchange Program Status Doubleword Phase Sequence.
 Preparation phases for the XPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-186 shows

the simplified phase sequence for the XPSD instruction during execution. Table 3-84 lists the detailed logic sequence during all XPSD execution phases.




Figure 3-186. Exchange Program Status Doubleword Instruction, Phase Sequence Diagram

Table 3-84. Exchange Program Status Doubleword Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : PSW1 (bits 0-3, 5-8, 10, and 11)</p> <p>(B) : Program address</p> <p>(P) : PSW1 address</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>If NTRAP: Enable signal (S/SXA)</p>	<p>S/A0 = CC1 AXPSW1 + ...</p> <p>S/A1 = CC2 AXPSW1 + ...</p> <p>S/A2 = CC3 AXPSW1 + ...</p> <p>S/A3 = CC4 AXPSW1 + ...</p> <p>AXPSW1 = FAPSD PRE3 + ...</p> <p>FAPSD = OU0 O6 (O4 O5)</p> <p>R/A0-R/A3 = AX/0 + ...</p> <p>AX/0 = AX + ... = AXZ + ...</p> <p>AXZ = FAPSD PRE3 + ...</p> <p>S/A5 = FS AXPSW1 + ...</p> <p>S/A6 = FZ AXPSW1 + ...</p> <p>S/A7 = FNF AXPSW1 + ...</p> <p>S/A8 = NMASTER AXPSW1 + ...</p> <p>S/A10 = DM AXPSW1 + ...</p> <p>S/A11 = AM AXPSW1 + ...</p> <p>R/An = AX/m = AX + ... = AXZ + ...</p> <p>S/MBXS = (S/MBXS)</p> <p>(S/MBXS) = FAPSD PRE3 O7 + ...</p> <p>R/MBXS = ...</p> <p>S/MRQ = (S/MRQ) = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAPSD (PRE/34 + PH2) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>(S/SXA) = FAPSD PRE3 NTRAP + ...</p>	<p>Condition code</p> <p>Floating significant mask</p> <p>Floating zero mask</p> <p>Floating normalize mask</p> <p>Master/slave mode control</p> <p>Decimal fault trap mask</p> <p>Arithmetic trap mask</p> <p>Address of next instruction in sequence (not used)</p> <p>Address into which PSW1 of current PSD is to be stored</p> <p>Preset for S → MB in PH1</p> <p>Memory request for S → MB transfer in PH1</p> <p>Inhibits transmission of another clock until data release received from memory</p> <p>Preset adder for A → S in PH1</p> <p>Mnemonic: XPSD (0F, 8F)</p>

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	If TRAP: Enable signal (S/SXAM1)	(S/SXAM1) = FAPSD PRE3 TRAP + ...	Preset adder for (A - 1) → S in PH1
PH1 DR	Sustained until DR If NTRAP: (A0-A31) → (S0-S31) If TRAP: (A0-A31) - 1 → (S0-S31) (S0-S31) → (MB0-MB31) Upcount P-register Store bits 34, 35, 37-39, and 56-59 of current PSD (bits 2, 3, 5-7, and 24-27 of PSW2) (TRACC1-TRACC4) → (TR28-TR31)	Adder logic set at last PREP clock Adder logic set at last PREP clock MBXS = Set at last PREP clock PUC31 = FAPSD (PH1 + PH3) + ... S/A2 = WK0 AXPSW2 + ... S/A3 = WK1 AXPSW2 + ... S/A5 = CIF AXPSW2 + ... S/A6 = II AXPSW2 + ... S/A7 = EI AXPSW2 + ... S/A24 = RP24 AXPSW2 + ... ⋮ S/A27 = RP27 AXPSW2 + ... AXPSW2 = FAPSD PH1 + ... R/An = AXm + ... = AX + ... AX = AXPSW2 + ... S/TR28 = NSTRAP (S/TR28) + ... (S/TR28) = TRACC1 FAPSD PH1 R/TR28 = (R/TR) = (R/TRACC/1) + ... (R/TRACC/1) = FAPSD PH5 S/TR29 = TRACC2 FAPSD PH1 S/TR30 = TRACC3 FAPSD PH1 S/TR31 = TRACC4 FAPSD PH1 R/TR29 = R/TR30 = R/TR31 = (R/TR)	Transfer address bits (15-31) without change Decrement address bits (15-31) and transfer Transfer current PSW1 from A-register to memory (with or without decrement) Store current PSW2 address in P-register Write key bit 0 Write key bit 1 Counter interrupt bit I/O interrupt bit External interrupt bit Register pointer bits TRACC1-TRACC4 contain code stored by CAL instruction or by response to a nonallowed operation
			Mnemonic: XPSD (0F, 8F)

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 DR (Cont.)	<p>Enable signal (S/SXA)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>(S/SXA) = FAPSD PH1</p> <p>S/MBXS = (S/MBXS) = FAPSD PH1 + ...</p> <p>R/MBXS = ...</p> <p>S/MRQ = (S/MRQ) = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p>	<p>Preset for A → S in PH2</p> <p>Preset for S → MB in PH2</p> <p>Memory request for S → MB transfer in PH2</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH2 DR	<p>Sustained until DR</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (MB0-MB31)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>Upcount P-register</p>	<p>Adder logic set at PH1 clock</p> <p>MBXS = Set at PH1 clock</p> <p>S/MRQ = (S/MRQ) = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAPSD (PRE/34 + PH2) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>PUC31 = FAPSD PH2 + ...</p>	<p>Transfer current PSW2 to sum bus</p> <p>Transfer current PSW2 to memory</p> <p>Core memory request for PSW1 of new PSD</p> <p>Inhibits transmission of another clock until data release received from memory</p> <p>Store address of new PSW1 in P-register</p>
PH3 DR	<p>Sustained until DR</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) → (D0-D31)</p> <p>Enable signal (S/SXAPD)</p> <p>Upcount P-register</p> <p>(TR28-TR31) → (A28-A31)</p>	<p>CXMB = DG = /DG/</p> <p>DXC = FAPSD PH3 + ...</p> <p>(S/SXAPD) = FAPSD PH3 + ...</p> <p>PUC31 = FAPSD (PH1 + PH3)</p> <p>S/A28 = TR28 AXTR + ...</p> <p>AXTR = FAPSD PH3 TRAP R29 O7</p> <p>R/A28 = AX/3 + ... = AX + ...</p> <p>AX = AXZ + ... = FAPSD PH3 + ...</p>	<p>Transfer new PSW1 to C-register</p> <p>Transfer new PSW1 to D-register</p> <p>Preset adder for (A + D) → S in PH4</p> <p>Store address of new PSW2 of PSD in P-register</p> <p>Code stored in TR28-TR31 from TRACC1-TRACC4 transferred to A-register, and other A-register flip-flops reset (if bit 9 of XPSD instruction a 1)</p>
			Mnemonic: XPSD (0F, 8F)

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 DR (Cont.)	Set flip-flop MRQ Set flip-flop DRQ	S/A29 = TR29 AXTR + ... S/A30 = TR30 AXTR + ... S/A31 = TR31 AXTR + ... S/MRQ = (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = FAPSD PH3 + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Core memory request for PSW2 of new PSD Inhibits transmission of another clock until data release received from memory
PH4 DR	Sustained until DR (MB0-MB31) → (C0-C31) (C0-C31) → (D0-D31) (A0-A31) + (D0-D31) → (S0-S31) (S15-S31) → (P15-P31) Set condition code flip-flops TRACC1 + S0 → CC1 TRACC2 + S1 → CC2 TRACC3 + S2 → CC3 TRACC4 + S3 → CC4	CXMB = DG = /DG/ DXC = FAPSD PH4 + ... Adder logic set at PH3 clock PXS = FAPSD PH4 + ... S/CC1 = CCXTRACC TRACC1 + S0 CCXS/0 + ... CCXTRACC = FAPSD PH4 O7 TRAP CCXS/0 = PSW1XS + ... = FAPSD PH4 + ... R/CC1 = (R/CC1) = (R/CC) + ... (R/CC) = (CCXS/0) + ... General Equations: S/CCn = (S/CCn/3) + ... = (S/CCn/1) + ... (S/CCn/1) = CCXTRACC TRACCn + ... S/CCn = Sm CCXS/0 + ... (CCXS/0) = PSW1XS + ... R/CCn = (R/CCn) = (R/CC) + ... (R/CC) = (CCXS/0) + ...	Transfer PSW1 of new PSD to C-register Transfer PSW1 of new PSD to D-register Add code stored in A28-A31 to AI of PSW1 Store AI in P-register Each CC flip-flop stores corresponding bit of PSW1 of new PSD if NTRAP, or stores bit from corresponding TRACC if TRAPP
			Mnemonic: XPSD (0F, 8F)

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 DR (Cont.)	Store bits 5-8, 10, and 11 of PSW1 of new PSD in flip-flops	S/FS = S5 PSW1XS + ... R/FS = PSW1XS + ... S/FZ = S6 PSW1XS + ... R/FZ = PSW1XS + ... S/FNF = S7 PSW1XS + ... R/FNF = PSW1XS + ... S/NMASTER = S8 PSW1XS + ... R/NMASTER = PSW1XS + ... S/DM = S10 PSW1XS + ... R/DM = PSW1XS + ... S/AM = S11 PSW1XS + ... R/AM = PSW1XS + ...	Floating significant mask Floating zero mask Floating normalize mask Master/slave mode control Decimal fault trap mask Arithmetic trap mask
	Enable signal (S/SXD)	(S/SXD) = FAPSD PH4 + ...	Preset adder for D → S transfer in PH5
	Set flip-flop MRQ	S/MRQ = (S/MRQ) = (S/MRQ/1) + ... (S/MRQ/1) = FAPSD PH4 + ... R/MRQ = ...	Core memory request for next instruction in sequence
PH5 T5L	One clock long (D0-D31) → (S0-S31)	Adder logic set at PH4 clock	Transfer new PSW2 to sum bus
	Store bits 34, 35, and 37-39 of new PSD (bits 2, 3, and 5-7 of PSW2)	S/WK0 = S2 PSW2XS R/WK0 = PSW2XS S/WK1 = S3 PSW2XS R/WK1 = PSW2XS PSW2XS = FAPSD PH5 + ...	Write key bit 0 Write key bit 1
	For bits 5-7, perform OR operation between input data and stored data	S/CIF = (S/CIF/2) + ... = S5 PSW2XS R/CIF = PSW2XS/1 + ... PSW2XS/1 = PSW2XS NO7	Counter interrupt bit Enable OR operation
		S/II = S6 PSW2XS + ... R/II = (R/1) = PSW2XS/1	I/O interrupt bit
		S/EI = S7 PSW2XS + ... R/EI = PSW2XS/1	External interrupt bit
			Mnemonic: XPSD (0F, 8F)

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 T5L (Cont.)	<p>Store new register pointer bits if bit 8 of XPSD instruction was 1 (now stored in R28)</p> <p>If TRAP, reset flip-flops</p> <p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	$\begin{aligned} S/ RP24 &= S24 \text{ RPXS} \\ S/ RP25 &= S25 \text{ RPXS} \\ S/ RP26 &= S26 \text{ RPXS} \\ S/ RP27 &= S27 \text{ RPXS} \\ RPXS &= PSW2XS \text{ R28} + \dots \\ R/ RP24-R/ RP27 &= RPXS \\ R/ INTRAP &= (R/ INTRAP) - (R/ TRAP) + \dots \\ (R/ TRAP) &= FAPSD \text{ PH5} + \dots \\ R/ TRAP &= (R/ TRAP) \\ R/ TRACC1-R/ TRACC4 &= FAPSD \text{ PH5} \\ BRPH10 &= FAPSD \text{ PH5} + \dots \\ S/ DRQ &= (S/ DRQ) \text{ NCLEAR} \\ (S/ DRQ) &= BRPH10 + \dots \\ R/ DRQ &= \dots \end{aligned}$	<p>If bit 8 is a 0, no change in register pointer bits</p> <p>Inhibits transmission of another clock until data release received from memory</p>
PH10 DR	ENDE functions		
			Mnemonic: XPSD (0F, 8F)

3-79 Move to Memory Control (MMC; 6F, EF)

GENERAL. The memory protection feature of the Sigma 5 computer includes a block of 256 write-locks. Each write-lock consists of two flip-flops. Each two-bit configuration in a write-lock, and the configuration in the write-key of the program status doubleword, control a page of core memory, or 512 memory locations. All 256 write-locks control the maximum core memory of 128K locations. The 512-bit block of write-locks is byte-addressable, that is, four write-locks at a time may be addressed and their contents modified or read. The first group of four write-locks has

an address of 000000₂ and controls pages 0 through 3 of core memory. The last group of four write-locks has an address of 111111₂ and controls pages 252 through 255. Figure 3-187 shows the write-lock block and its relationship to core memory. The memory protection feature is discussed in detail in paragraph 3-59.

The MMC instruction loads one or more words from core memory into the write-lock block, thereby modifying 16 or more write-locks. The words to be loaded, taken together, are called the lock image.





Figure 3-187. Write-Lock Configuration

INSTRUCTION FORMAT. The R field of the instruction word defines a pair of private memory registers that contain additional data for the instruction as shown below. The R field of the instruction word must be even for correct results.

The lock image address, in private memory register R (figure 3-188), is the address of the first core memory word to be loaded into the write-locks. The count field of private memory register Ru1 (figure 3-188) contains the number of words to be loaded into the write-locks. If this field contains all zeros, 256 words from core memory are to be loaded; otherwise one through 255 words are loaded. If the

count field specifies a value greater than 16, the write-locks are loaded in circular fashion and some or all of the write-locks are overwritten. The control start field of private memory register Ru1 points to the address of the first four write-locks to be modified. An example of MMC is shown in figure 3-189.


MOVE TO MEMORY CONTROL PHASE SEQUENCES. Preparation phases for MMC are the same as the general PREP phases for word instructions. Figure 3-190 shows the simplified phase sequence for the instruction during execution, and table 3-85 lists the detailed logic sequence during all MMC execution phases.




901172A. 3202

Figure 3-188. Contents of Private Memory Registers R and Ru1

Figure 3-189. Move to Memory Control Example




901172A.3203



901172A. 3204/1

Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 1 of 3)



901172A. 3204/2

Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 2 of 3)




Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 3 of 3)

Table 3-85. Move to Memory Control Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(A) : RR</p> <p>(B) : Program address</p> <p>Enable signal (S/SXA)</p> <p>Reset flip-flop NLR31F</p> <p>Reset flip-flop NAXRR</p>	<p>(S/SXA) = FUMMC PRE3 + ...</p> <p>FUMMC = OU6 OLF</p> <p>S/NLR31F = N(S/LR31)</p> <p>(S/LR31) = FUMMC NANLX PRE3 + ...</p> <p>R/NLR31F = ...</p> <p>S/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = FUMMC PRE3 + ...</p> <p>R/NAXRR = ...</p>	<p>Contents of private memory register R. The lock image address points to the first word of the lock image to be loaded into memory control registers</p> <p>Next instruction in sequence</p> <p>Preset adder for A → S in PH1</p> <p>Force a one onto private memory address line LR31 to select private memory register Ru1 in PH1</p> <p>Prepare to transfer contents of private memory register Ru1 to A-register</p>
PH1 T5L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (D0-D31)</p> <p>(S15-S31) ↗ (P15-P31)</p> <p>(RR0-RR31) ↗ (A0-A31)</p> <p>Set flip-flop MRQ</p>	<p>Adder logic set at last PREP clock</p> <p>DXS = FUMMC PH1 + ...</p> <p>PXS = FUMMC PH1 + ...</p> <p>AXRR = Set at last PREP clock</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FUMMC PH1 + ...</p> <p>R/MRQ = ...</p>	<p>Transfer address of first word of lock image to P- and D-registers</p> <p>Transfer contents of private memory register Ru1 to A-register. Private memory register Ru1 contains word count and control start</p> <p>Core memory request for first word of control image</p>

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont)	Set flip-flop DRQ Enable signal (S/SXA)	$S/DRQ = (S/MRQ/2) + \dots$ $R/DRQ = \dots$ $(S/SXA) = FUMMC\ PH1 + \dots$	Inhibits transmission of another clock until data release signal received from core memory Preset adder for $A \rightarrow S$ in PH2
PH2 DR	Sustained until data release $(A0-A31) \rightarrow (S0-S31)$ $(S0-S7) \rightarrow (MC0-MC7)$ $(S15-S31) \rightarrow (P15-P31)$ $(MB0-MB31) \rightarrow (C0-C31)$ Reset flip-flop NSXCF	Adder logic set at PH1 clock $MCXS = FUMMC\ PH2$ $PXS = FUMMC\ PH2 + \dots$ $CXMB = DG = /DG/$ $S/NSXCF = N(S/SXC) N(FAST/S\ PH6\ NMCZ)$ $(S/SXC) = FUMMC\ PH2 + \dots$ $R/NSXCF = \dots$	Transfer word count to macro-counter Transfer control start to P-register Transfer first image word to C-register Preset logic for $C \rightarrow S$ in PH3
PH3 T5L	One clock long $(C0-C31) \rightarrow (S0-S31)$ $(S0-S31) \rightarrow (A0-A31)$ Set flip-flop LOCKW Enable signal (S/SXA) Branch to PH6	$SXC = NDIS\ SXCF + \dots$ $SXCF = \text{Set at PH2 clock}$ $AXS = FUMMC\ PH3 + \dots$ $S/LOCKW = FUMMC\ PH3 + \dots$ $R/LOCKW = \dots$ $(S/SXA) = FUMMC\ PH3 + \dots$ $BRPH6 = FUMMC\ PH3 + \dots$ $S/PH6 = BRPH6\ NIOEN\ NCLEAR + \dots$ $R/PH6 = \dots$	Transfer first image word to A-register LOCKW enables writing into memory control registers Preset adder for $A \rightarrow S$ in PH4

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T8L	<p>Four clocks long. During first three clock periods perform the following operations:</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S7) → (W/LK'X'/0-W/LK'X'/7)</p> <p>Enable signal (S/SXA)</p> <p>(A8-A31) ↗ (A0-A23)</p> <p>Zeros ↗ (A24-A31)</p> <p>Increment (P15-P20) by one</p> <p>Decrement byte count in BC0, BC1 by one</p> <p>Sustain PH6</p> <p>Decrement macro-counter by one at first clock of PH6</p>	<p>Adder logic set at PH3 clock or previous PH6 clock</p> <p>W/LK'X'/0 = S0 ⋮ W/LK'X'/7 = S7</p> <p>K/LK0-K/LK3 = LOCKW CK-32P43</p> <p>(S/SXA) = FUMMC PH6 + ...</p> <p>AXAL8 = FUMMC PH6 N(BC = 1) + ...</p> <p>PUC20 = FUMMC PH6</p> <p>BCDC1 = FUMMC PH6 + ...</p> <p>BRPH6 = FUMMC PH6 N(BC = 1) + ...</p> <p>S/PH6 = BRPH6 NIOEN NCLEAR + ...</p> <p>IOEN = Not enabled for MMC PH6</p> <p>R/PH6 = ...</p> <p>MCDC7 = FUMMC PH6 BCZ + ...</p>	<p>Byte 0 of sum bus is transferred to four write-locks pointed to by P15-P20. 'X' is 1, 2, 3, or 4. K/ is clock enable</p> <p>Preset adder for A → S in next clock period</p> <p>Shift A-register left eight bit positions; next byte of image to byte 0 location</p> <p>Point to next group of four write-locks</p> <p>Count at beginning of PH6 is 00₂. BC0, BC1 are decremented with each clock of PH6. 01₂ signals the end of PH6, since on next clock all four bytes from the first image word will have been written into 16 write-locks</p> <p>Macro-counter now contains the original word count minus 1. PH6 will be re-entered after PH8 if word count is not zero</p>

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T8L (Cont.)	At last clock (BC = 1) perform the following operations:		
	(A0-A31) → (S0-S31)	Adder logic set at third PH6 clock	
	(S0-S7) → (W/LK'X'/0-W/LK'X'/7)	W/LK'X'/0 = S0 ⋮ W/LK'X'/7 = S7	Last byte of current image word transferred to write-lock write lines. 'X' is 1, 2, 3, or 4. K/ is clock enable. Write-lock address lines go to P15-P20
	Enable signal (S/SXA)	(S/SXA) = FUMMC PH6 + ...	Preset adder for A → S in PH7
	Increment (P15-P20) by one	PUC20 = FUMMC PH6	Point to next group of four write-locks. This group will be modified during next PH6 (if any)
	Decrement byte count in BC0, BC1 by one	BCDC1 = FUMMC PH6 + ...	BC0, BC1 now hold 00 ₂ for next PH6 (if any)
	(MC0-MC7) → (A0-A7)	AXMC = FUMMC PH6 (BC = 1)	Transfer updated word count to A-register
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = FUMMC PH6 (BC = 1) + ... R/NLR31F = ...	Force a one on private memory address line LR31 to select private memory register Ru1 in PH7
	Set flip-flop RW	S/RW = (S/RW/1) (S/RW/1) = FUMMC PH6 (BC = 1) + ... R/RW = ...	Prepare to write new word count and new control start into private memory register Ru1
	Branch to PH7	NBRPH6 = (BC = 1) + ... S/PH7 = PH6 NBR NIOEN + ... R/PH7 = ...	

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 T8L	<p>One clock long</p> <p>(P15-P31) → (S15-S31)</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (A0-A31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>Enable signal (S/SXDP1)</p> <p>Set flip-flop RW</p> <p>Enable clock T8L</p>	<p>SXP = FUMMC PH7 NDIS + ...</p> <p>Adder logic set at last PH6 clock</p> <p>AXS = FUMMC PH7 + ...</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at last PH6 clock</p> <p>(S/SXDP1) = FUMMC PH7 + ...</p> <p>S/RW = FUMMC PH7 + ...</p> <p>R/RW = ...</p> <p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p>	<p>New control start in (P15-P20) and new count in (A0-A7) are merged into the A-register and private memory register Ru1</p> <p>Preset adder for D + 1 → S in PH8</p> <p>Prepare to write new lock image address in private memory register R</p>
PH8 T8L	<p>One clock long</p> <p>(D0-D31) + 1 → (S0-S31)</p> <p>(S0-S31) → (D0-D31)</p> <p>(S0-S31) → (P15-P31)</p> <p>(S0-S31) → (RW0-RW31)</p> <p>Enable clock T8L</p>	<p>Adder logic set at PH7 clock</p> <p>DXS = FUMMC PH8 + ...</p> <p>PXS = FUMMC PH8 + ...</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH7 clock</p> <p>T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)</p> <p>NT5EN = RW + ...</p>	<p>Increment lock image address to point to next control image word</p> <p>Transfer updated lock image address to D-register, P-register, and private memory register R</p>

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 T8L (Cont)	<p>If macro-counter count does not equal zero and no interrupt or I/O service call is pending, perform the following functions:</p> <p>Branch to PH2</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p> <p>If interrupt is present or I/O service call is pending, or if count in macro-counter is zero, branch to PH9</p>	<p>BRPH2 = FUMMC PH8 N(INT + IOSC) NMCZ</p> <p>(S/SXA) = FUMMC BRPH2 + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FUMMC BRPH2 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>S/PH9 = PH8 NBR + ...</p> <p>R/PH9 = ...</p>	<p>Count \neq 0 indicates that more words are to be loaded</p> <p>Branch to PH2 to load next image word</p> <p>Preset adder for A \rightarrow S in PH2</p> <p>Core memory request for next lock image word</p> <p>Inhibits transmission of another clock until data release signal from core memory</p> <p>Interrupt or I/O service call will be processed at PH10</p>
PH9 T5L	<p>One clock long</p> <p>(B0-B31) \rightarrow (S0-S31)</p> <p>(S15-S31) \rightarrow (P15-P31)</p> <p>Set flip-flop BRP</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>SXB = PXSXB NDIS + ...</p> <p>PXSXB = NFAFL NFAMDS PH9</p> <p>PXS = PXSXB + ...</p> <p>S/BRP = PXSXB + ...</p> <p>R/BRP = PRE1 NFAIM + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = PXSXB NINTRAP2 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p>	<p>Transfer program address to P-register from temporary storage in B-register</p> <p>Indicates that program address is in P-register</p> <p>Core memory request for next instruction in sequence</p> <p>Inhibits transmission of another clock until data release from core memory</p>

Mnemonic: MMC (6F, EF)

(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)

Phase	Function Performed	Signals	Comments
PH10	Sustained until data release		
DR	Decrement program address in P-register to point to this instruction if interrupt or I/O service call is processed and not all image words were loaded	PDC31 = FUMMC PH10 NMCZ (INT + IOSC) ENDE	MMC instruction will be executed as many times as necessary to load all image words
	ENDE functions	See table 3-18	

Mnemonic: MMC (6F, EF)

3-80 Wait (WAIT; 2E, AE)

GENERAL. The WAIT instruction halts the sequential operation of the CPU until an interrupt activation occurs or until the computer operator manually moves the COMPUTE switch on the Processor Control Panel from RUN to IDLE and back to RUN or to STEP.

If an interrupt is activated while the CPU is halted, the interrupt subroutine will be carried out; the instruction executed after completion of the interrupt routine will be the next instruction in sequence after the WAIT instruction.

If the COMPUTE switch is moved from RUN to IDLE and back to RUN or STEP while the CPU is halted, normal instruction execution will proceed with the next instruction in sequence after WAIT.

Wait Phase Sequence. Preparation phases for WAIT are the same as the general PREP phases for word instructions. Table 3-86 lists the detailed logic sequence during all WAIT execution phases. Execution of a WAIT instruction, however, also involves enabling the PCP phases to halt CPU operations. PCP phases are discussed in paragraph 3-56.

Table 3-86. Wait Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>Set flip-flop MRQ</p>	<p>S/MRQ = (S/MRQ/1) + ...</p> <p>(S/MRQ/1) = FUWAIT PRE3 + ...</p> <p>FUWAIT = OU2 OLE</p> <p>R/MRQ = ...</p>	<p>Address of next instruction in sequence</p> <p>Memory request for next instruction in sequence. This instruction will be decoded and held in the CPU during ENDE and PCP phases. The PREP and execution phases of this instruction will not be entered until completion of PCP phases</p>
PH1 T5L	<p>One clock long</p> <p>Set flip-flop HALT</p> <p>Branch to PH10</p> <p>Set flip-flop DRQ</p>	<p>S/HALT = FUWAIT PH1 + ...</p> <p>R/HALT = NKAS PCP2 + ...</p> <p>BRPH10 = FUWAIT PH1 + ...</p> <p>S/PH10 = BRPH10 NCLEAR + ...</p> <p>R/PH10 = ...</p> <p>S/DRQ = BRPH10 NCLEAR + ...</p> <p>R/DRQ = ...</p>	<p>Setting HALT enables branch to PCP phases</p> <p>Inhibits transmission of another clock until data release is received from core memory</p>
			Mnemonic: WAIT (2E, BE)

(Continued)

Table 3-86. Wait Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10 DR	One clock long		
	Enable signal ENDE (MB0-MB31) → (C0-C31)	ENDE = PH10 EXC CXMB = DG = /DG/	Next instruction → C-register
	(C0-C31) → (D0-D31)	DXC = PH10 + ...	Next instruction ↗ D-register
	(C1-C7) → (O1-O7)	OXC = PH10 + ...	Opcode of instruction ↗ O-register
	(C8-C11) → (R28-R31)	RXC = PH10 + ...	R field of instruction ↗ R-register
	Inhibit incrementing program address	PUC31 = N(FUEXU ENDE) PH10 NHALT NIOSC NINT NKAHOLD + ...	Preserve address of this instruction
	Enable signal (S/SXD)	(S/SXD) = PH10 + ...	Not used. Enabled again in PCP1
	Set flip-flop IOEN if I/O service call	S/IOEN = IOSC PH10 NIOINH + ...	I/O service call inhibits branch to PCP phases
	Interrupt enable	IEN = KRUN PH10 NIOSC	Interruptible point. Interrupt causes branch to INTRAP phases
	Set flip-flop LRXD	S/LRXD = OXC + ... R/LRXD = ...	For index operations in PREP phases
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = PH10 + ... R/NAXRR = ...	For index operations in PREP phases
	Inhibit branch to PRE1	PRE1EN = N(S/TRAP) N(S/INTRAP) NIOSC NHALT	PRE1 is entered after PCP phases
	Clear and reset functions	CLEAR = PH10 + ... RESET/A = CLEAR + ...	
	Branch to PCP1	BRPCP1 = NFUEXU HALT/1 ENDE NIOSC + ... S/PCP1 = BRPCP1 + ... R/PCP1 = ...	

3-81 Family of Direct Instructions (FARWD)

GENERAL. The two direct instructions, Read Direct and Write Direct, enable the computer to transmit and receive a full word of data at a time without the use of an input/output channel. A special set of address, data, and control lines are provided for this direct communication with other elements (analog-to-digital converters, digital counters, etc.) of the Sigma 5 system. The Read Direct instruction requests data from the other element, and the Write Direct instruction transmits data to the other element.

READ DIRECT (RD; 6C, EC). The RD instruction operates in one of two modes, depending on the state of bits 16 through 19 of the instruction word. If any of these bits contain a logical 1, the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various control lines. If bits 16 through 19 contain zeros, the computer performs internal control operations.

External Mode. If bits 16 through 19 of the instruction word contain X'2' through X'F', the CPU presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. Bits 16 through 31 of the effective address identify a specific system element that is to return two condition code bits and a maximum of 32 data bits to the CPU. The significance and number of data bits depend on the selected element. If the R field of the instruction word is nonzero, the returned

data is loaded into the private memory register specified by the R field. If the R field is zero, the returned data is ignored. Bits CC3 and CC4 of the condition code portion of the program status doubleword are set by the addressed element regardless of the value of the R field.

Internal Mode. If bits 16 through 19 of the instruction word contain zeros, the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If the RD instruction specifies the internal mode and bit 27 contains a one, the states of the eight memory fault indicators, one for each core memory module, are read. A memory fault indicator is set when a parity error or over-temperature condition occurs in its corresponding module. If the R field of the instruction word is nonzero, bit positions 0 through 23 of the private memory register specified by the R field are reset to zeros, and bit positions 24 through 31 are set according to the current states of the memory fault indicators. Then the memory fault indicators are reset. If the R field is zero, the memory fault indicators and the contents of the private memory register specified by the R field remain unchanged. In either case, the condition code is set according to the states of the SENSE switches.

RD Phase Sequence. Preparation phases for RD are the same as the general PREP phases for word instructions, paragraph 3-59.

Figure 3-191 shows the simplified phase sequence for the RD instruction. Table 3-87 lists the detailed logic sequence during the execution phases.




Figure 3-191. Read Direct Instruction, Phase Sequence Diagram

Table 3-87. Read Direct Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>(B) : Effective address</p> <p>(A) : Zeros</p> <p>Reset condition code flip-flops</p>	<p>AXRRINH = FARWD OLC PRE3 + ...</p> <p>FARWD = OU6 (O4 O5) + ...</p> <p>R/CC = FARWD PRE3 + ...</p>	<p>Enter zeros into A when AXRR is performed in PRE1</p> <p>Prepare to read SENSE switches or receive condition code from other element</p>
			Mnemonic: RD (6C, EC)

(Continued)

Table 3-87. Read Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L	<p>One clock long</p> <p>(B16-B31) \rightarrow (DIO32/1-DIO47/1)</p> <p><u>Internal Mode (B16-B19 = 0):</u></p> <p>(KSS1-KSS4) \rightarrow (CC1-CC4)</p> <p>(MFL0-MFL7) \rightarrow (A24-A31)</p> <p>Enable signal (S/SXA) if R \neq 0</p> <p>Reset memory fault indicators if R \neq 0</p> <p>Reset flip-flop NT8L</p> <p>Branch to PH8</p>	<p>DIOXB = FARWD PH1</p> <p>CCXRWD = FARWD B1619Z PH1</p> <p>AXPARITY = RDXMFI</p> <p>RDXMFI = OLC CCXRWD B27/1</p> <p>(S/SXA) = FARWD PH1 NRZ + ...</p> <p>MFR = RDXMFI NRZ + ...</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FARWD NPREP</p> <p>R/NT8L = ...</p> <p>BRPH8 = FARWD B1619Z PH1</p> <p>S/PH8 = BRPH8 NCLEAR + ...</p> <p>R/PH8 = ...</p>	<p>Present bits 16 through 31 of effective address to other system element on RD/WD lines</p> <p>Set condition code according to PCP SENSE switches</p> <p>Set A24 through A31 according to memory fault indicators if B27 = 1</p> <p>Preset adder for A \rightarrow S in PH8</p> <p>MFR set to memory via cable driver</p> <p>Set clock T8L for PH2 or PH8</p>
PH2 T8L	<p>One clock long</p> <p>Reset flip-flop NT8L</p>	<p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FARWD NPREP</p> <p>R/NT8L = ...</p>	<p>Set clock T8L for PH3</p>
PH3 T8L	<p>One clock long</p> <p>Reset flip-flop NDIOFS</p> <p>MC-1 \rightarrow MC</p> <p>Reset flip-flop NT8L</p>	<p>R/NDIOFS = (S/DIOFS)</p> <p>(S/DIOFS) = FARWD PH3</p> <p>/DIO48/ = DIOFS</p> <p>MDC7 = FARWD PH3 + ...</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FARWD NPREP + ...</p> <p>R/NT8L = ...</p>	<p>Set function strobe, to be transmitted to other element via RD/WD control line DIO48</p> <p>Decrement macro-counter from 00000000 to 11111111 to make instruction interruptible</p> <p>Set clock T8L for PH6</p>
			<p>Mnemonic: RD (6C, EC)</p>

(Continued)

Table 3-87. Read Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T8L (Cont.)	Branch to PH6	BRPH6 = FARWD PH3 + ... S/PH6 = BRPH6 NIOEN NCLEAR + ... R/PH6 = ...	
PH6 T8L	<p>One clock long</p> <p>Enable signal IOEN6 until DIOEXIT goes true</p> <p>Enable signal DIOIND when function strobe acknowledge is received</p> <p>(/DIO0/-/DIO31/)-/→ (DIO0/1-DIO31/1)</p> <p>Set flip-flops CC3 and CC4 according to DIO51 and DIO52'</p> <p>Reset flip-flop NT8L</p> <p>Sustain PH6 until DIOEXIT</p>	<p>IOEN6 = FARWD PH6 NEWDM NDIOEXIT NMC005Z</p> <p>DIOIND = NDIOT2 DIOT3 S/DIOT3 = FSA + DIOIND R/DIOT3 = ...</p> <p>FSA = DIO49 + ...</p> <p>DIOXDIO = DIOIND</p> <p>S/CC3 = (S/CC3/1) + ... (S/CC3/1) = DIO51 DIOIND + ... S/CC4 = (S/CC4/1) + ... (S/CC4/1) = DIO52 DIOIND + ...</p> <p>S/NT8L = N(S/T8L) (S/T8L) = FARWD NPREP R/NT8L = ...</p> <p>BRPH6 = FARWD PH6 NDIOEXIT</p> <p>DIOEXIT = DIOT2 NDIOT1</p> <p>S/DIOT2 = NIOACT</p> <p>S/DIOT1 = DIOIND</p> <p>R/DIOT1 = NDIOT3</p> <p>(See figure 3-192)</p>	<p>I/O service call enable</p> <p>FSA is function strobe acknowledge received from other system element</p> <p>Receive 32 data bits from selected element via RD/WD lines</p> <p>Receive two condition code bits from selected element via RD/WD lines</p> <p>Set clock T8L for PH7</p> <p>If no I/O action, DIOEXIT rises four clock times after FSA goes true. If I/O action takes place, NDIOEXIT is delayed until the I/O action is complete</p>
PH7 T8L	<p>One clock long</p> <p>(DIO0/1-DIO31/1)-/→(A0-A31)</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop RW</p> <p>Reset flip-flop NT8L</p>	<p>Adder logic set at PH7 clock</p> <p>(S/SXA) = FARWD PH6 NDIOEXIT NRZ</p> <p>S/RW = (S/RW) (S/RW) = FARWD PH7 OLC NRZ</p> <p>S/NT8L = N(S/T8L) (S/T8L) = FARWD NPREP R/NT8L = ...</p>	<p>Transfer incoming data bits to A-register</p> <p>Preset adder for A→S in PH8</p> <p>Prepare to write into private memory</p> <p>Set clock T8L for PH8</p>
			Mnemonic: RD (6C, EC)

(Continued)

Table 3-87. Read Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 T8L	(Entered from PH1 if internal mode) One clock long (A0-A31) → (S0-S31) (S0-S31) → (RW0-RW31) Set flip-flop MRQ Set flip-flop DRQ Branch to PH10	Adder logic set at PH7 clock RWXS = RW S/MRQ = (S/MRQ/1) + ... (S/MRQ/1) = FARWD PH8 + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = BRPH10 + ... R/DRQ = ... BRPH10 = FARWD PH8 + ... S/PH10 = BRPH10 NCLEAR + ... R/PH10 = ...	Write incoming data or memory fault indicator bits in private memory via sum bus Request for core memory cycle Data request, inhibiting transmission of another clock until data release received from memory
PH10 DR	Sustained until data release ENDE functions		
			Mnemonic: RD (6C, EC)




Figure 3-192. DIO Timing Flip-Flops, Simplified Logic Diagram

WRITE DIRECT (WD; 6D, ED). The WD instruction operates in one of three modes depending on the state of bits 16 through 19 of the instruction word. If this field contains X'3' through X'F', the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various control lines. If bits 16 through 19 of the instruction word contain X'1', the interrupt control mode is entered to alter the various states of the individual interrupt levels in the CPU interrupt system. If bits 16 through 19 contain zeros, the computer performs internal control operations.

External Mode. In the external mode, the computer presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. These bits identify a specific element of the Sigma 5 system that is to receive control information from the CPU. If the R field of the WD instruction is nonzero, the 32-bit contents of the private memory register specified by the R field are transmitted to the specified element on the RD/WD data lines. If the R field is zero, 32 zeros are transmitted to the specified element. The specified element may return information to set bits 3 and 4 of the condition code.

Interrupt Mode. If bits 16 through 19 of the WD instruction contain 0001, the states of the interrupt levels in the CPU interrupt system are changed according to the states of bits 16 through 31 of the private memory register specified by the R field of the instruction. Bit position 16 of register R contains the selection bit for the highest priority (lowest numbered) interrupt level within the group, and bit position 31 of register R contains the selection bit for the lowest priority (highest numbered) interrupt level within the group. Bits 28 through 31 of the effective address specify the identification number of the group of interrupt levels to be controlled by the instruction. Bits 21 through 23 of the effective address contain a function code that specifies the type of control to be used.

Internal Mode. If bits 16 through 19 of the WD instruction contain zeros, the program is in the internal computer control mode. In this mode the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to a one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If bit positions 26 and 27 of the internal mode WD instruction contain ones, the interrupt inhibit bits in the program status doubleword (bits 37 through 39) are set, if in the zero

state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are set to ones. The current state of an inhibit bit is not affected if the corresponding bit position in the effective address contains a zero.

If bit position 26 of the internal mode instruction word contains a one and bit position 27 contains a zero (bit 25 not set) the interrupt inhibit bits of the program status doubleword are reset, if in the one state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are reset to zero. The current state of an inhibit bit is not affected if a corresponding bit position of the effective address contains a zero.

When bit positions 25 and 31 of the internal mode WD instruction contain ones, the ALARM indicator on the maintenance section of the processor control panel is set. The ALARM indicator is reset with an internal mode WD instruction containing a one in bit position 25.


The CPU program-controlled-frequency flip-flop (MUSIC) is toggled with an internal mode WD instruction containing ones in bit positions 25 and 30. In response to the instruction, the flip-flop toggles.

An AUDIO signal is generated from the ALARM and MUSIC flip-flops and connected through the AUDIO switch on the processor control panel to the computer speaker. When flip-flop ALARM is set, a 1000-hz AUDIO signal is generated if the PCP COMPUTE switch is in the RUN position. The MUSIC flip-flop generates an AUDIO signal with a frequency determined by the rate at which the MUSIC flip-flop is toggled.

The integral IOP inhibit signal, set when the watchdog timer runout trap is activated, is reset by an internal mode WD instruction with ones in bit positions 25, 26, and 29 (or by manual control).

WD Phase Sequence. Preparation phases for WD are the same as the general PREP phases for word instructions, paragraph 3-59.

Figure 3-193 shows the simplified phase sequence for the WD instruction. Table 3-88 lists the detailed logic sequence during the execution phases.



901172A. 3223

Figure 3-193. Write Direct Instruction, Phase Sequence Diagram

Table 3-88. Write Direct Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(P) : Program address</p> <p>(B) : Effective address</p> <p>(A) : Contents of private memory register R</p> <p>Enable signal (S/SXA) if R ≠ 0</p> <p>Reset condition code flip-flops</p>	<p>(S/SXA) = FARWD (PRE/34 + PH2) NRZ + ...</p> <p>FARWD = OU6 (O4 O5) + ...</p> <p>R/CC = FARWD PRE3 + ...</p>	<p>Address of next instruction</p> <p>Mode and function</p> <p>Interrupt selection bits</p> <p>Preset address for A → S in PH1</p> <p>Prepare to read SENSE switches or receive code from other element</p>
			Mnemonic: WD (6D, ED)

(Continued)

Table 3-88. Write Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L	One clock long (A0-A31) → (S0-S31)	Adder logic set at last PREP clock	Present contents of private memory register R or zeros to other element via bits 0 through 31 of RD/WD lines
	(S0-S31) → (DIO0/1-DIO31/1) (B16-B31) → (DIO32/1-DIO47/1)	DIOXS = FARWD PH1 NB1619Z DIOXB = FARWD PH1	Present effective address to other element or interrupt system via bits 32 through 47 of RD/WD lines
	Reset flip-flop NT8L	S/NT8L = N(S/T8L) (S/T8L) = FARWD NPREP + ... R/NT8L	Set clock T8L for PH2
	Internal mode (B16-B19 = 0): (KSS1-KSS4) → (CC1-CC4)	CCXRWD = FARWD B1619Z PH1	Set condition code according to PCP SENSE switches
	Set counter, input/output, and external interrupt group inhibit flip-flops in program status doubleword	S/CIF = (S/CIF/1) + ... (S/CIF/1) = INHXWD B29 B27 R/CIF = (R/CIF) (R/CIF) = INHXWD B29 + ... S/II = (S/II) + ... (S/II) = INHXWD B30 B27 R/II = (R/II) (R/II) = INHXWD B30 + ... S/EI = (S/EI) (S/EI) = INHXWD B31 B27 R/EI = (R/EI) (R/EI) = INHXWD B31 + ... INHXWD = CCXRWD OLD B26	Set interrupt group inhibit specified by B29 through B31 if B27 = 1. Reset specified inhibit if B27 = 0. B26 specifies setting interrupt inhibits or resetting IOP inhibit
	Set or reset ALARM indicator on processor control panel	S/ALARM = WDINT B31 WDINT = CCXRWD OLD B25 R/ALARM = WDINT + RESET	Alarm also resets when PCF is toggled (B25 true)
	Toggle program-controlled-frequency flip-flop (PCF)	S/MUSIC = WDINT B30 NMUSIC R/MUSIC = WDINT B30	1000-hz audio signal transmitted to speaker when ALARM is set and COMPUTE switch is in RUN position. PCF output also transmitted to speaker as AUDIO signal
	Transmit 1-hz alarm or music to speaker through AUDIO switch	AUDIO = MUSIC NALARM + ALARM KRUN 1KC	
	Reset direct input/output write flip-flop NDIOWD	(R/NDIOWD) = (S/DIOWD) (S/DIOWD) = FARWD PH1 OLD	Prepare to transmit information to other system element in interrupt mode
	Enable signal (S/SXA)	(S/SXA) = FARWD (PH1 + PH3) NRZ + ...	Preset adder for A → S in PH2
			Mnemonic: WD (6D, ED)

(Continued)

Table 3-88. Write Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont.)	Branch to PH8 if internal mode Set flip-flop NIOWD	BRPH8 = FARWD B1619Z PH1 + ... S/PH8 = BRPH8 NCLEAR + ... R/PH8 = ... S/NIOWD = WDINT B29 + ...	Reset integral IOP inhibit if B25, B26, and B29 are true
PH2 T8L	<u>Interrupt control mode (B19 = 1):</u> One clock long (A0-A31) → (S0-S31) (S16-S31) ↗ (DAT16-DAT31) Enable signal (S/SXA) Reset flip-flop NT8L	Adder preset at PH1 clock DAT _n = S _n EWDM EWDM = NB16 NB17 NB18 B19 DIOWD (S/SXA) = FARWD (PRE/34 + PH2) NRZ + ... S/NT8L = N(S/T8L) (S/T8L) = FARWD NPREP + ... R/NT8L = ...	Transfer contents of private memory register R to interrupt system via DAT lines. Bit 19 in instruction word specifies interrupt control mode Preset adder for A → S in PH3 Set clock T8L for PH3
PH3 T8L	One clock long (A0-A31) → (S0-S31) (S16-S31) ↗ (DAT16-DAT31) Enable signal (S/SXA) MC-1 ↗ MC Reset flip-flop NDIOFS Reset flip-flop NT8L Branch to PH6	Adder preset at PH2 clock DAT _n = S _n EWDM (S/SXA) = FARWD (PH1 + PH3) NRZ + ... MDC7 = FARWD PH3 + ... R/NDIOFS = (S/DIOFS) (S/DIOFS) = FARWD PH3 /DIO48/ = DIOFS S/NT8L = N(S/T8L) (S/T8L) = FARWD NPREP + ... R/NT8L = ... BRPH6 = FARWD PH3 + ... S/PH6 = BRPH6 NIOEN NCLEAR + ... R/PH6 = ...	Transfer contents of R-register to interrupt system if interrupt control mode Decrement macro-counter from 00000000 to 11111111 to make instruction interruptible Transmit function strobe on DIO48 Set clock T8L for PH6
			Mnemonic: WD (6D, ED)

(Continued)

Table 3-88. Write Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH6 T8L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S16-S31) → (DAT16-DAT31)</p> <p>Enable signal (S/SXA)</p> <p>Enable signal IOEN6</p> <p>Set flip-flop NDIOWD</p> <p>Enable signal DIOIND when function strobe acknowledge is received</p> <p>Set flip-flops CC3 and CC4 according to DIO51 and DIO52</p> <p>Reset flip-flop NT8L</p> <p>Sustain PH6 until DIOEXIT</p>	<p>Adder logic set at PH3 clock</p> <p>$DAT_n = S_n$ EWDM</p> <p>(S/SXA) = FARWD PH6 NDIOEXIT NRZ + ...</p> <p>IOEN6 = FARWD PH6 NEWDM NDIOEXIT NMC0005Z</p> <p>S/NDIOWD = DIOEXIT</p> <p>DIOIND = NDIOT2 DIOT3</p> <p>S/DIOT3 = FSA + DIOIND (See figure 3-193)</p> <p>R/DIOT3 = ...</p> <p>FSA = DIO49</p> <p>S/CC3 = (S/CC3/1)</p> <p>(S/CC3/1) = DIO51 DIOIND + ...</p> <p>S/CC4 = (S/CC4/1)</p> <p>(S/CC4/1) = DIO52 DIOIND + ...</p> <p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FARWD NPREP + ...</p> <p>R/NT8L = ...</p> <p>BRPH6 = FARWD PH6 NDIOEXIT</p> <p>DIOEXIT = DIOT2 NDIOT1</p> <p>S/DIOT2 = NIOACT</p> <p>S/DIOT1 = DIOIND</p> <p>R/DIOT1 = NDIOT3 (See figure 3-193)</p>	<p>Transfer contents of R-register to interrupt system</p> <p>Continue to present R-register contents to interrupt system until DIOEXIT</p> <p>I/O service call enable if not interrupt control mode</p> <p>Clear direct I/O write flip-flop</p> <p>FSA is function strobe acknowledge received from other system element</p> <p>Receive two condition code bits from selected element via RD/WD lines</p> <p>Set clock T8L for PH7</p> <p>If not I/O action, DIOEXIT rises four clock times after FSA goes true. If I/O action takes place, NDIOEXIT is delayed until the action is completed</p>
PH7 T8L	<p>One clock long</p> <p>Reset flip-flop NT8L</p>	<p>S/NT8L = N(S/T8L)</p> <p>(S/T8L) = FARWD NPREP + ..</p> <p>R/NT8L = ...</p>	<p>Set clock T8L for PH8</p>
			Mnemonic: WD (6D, ED)

(Continued)

Table 3-88. Write Direct Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH8 T8L	One clock long Set flip-flop MRQ Set flip-flop DRQ Branch to PH10	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FARWD PH8 + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = BRPH10$ $R/DRQ = \dots$ $BRPH10 = FARWD PH8 + \dots$ $S/PH10 = NCLEAR BRPH10 + \dots$ $R/PH10 = \dots$	<p>Request for core memory cycle</p> <p>Data request, inhibiting transmission of another clock until data release received from memory</p>
PH10 DR	Sustained until data release ENDE functions		
			Mnemonic: WD (6D, ED)

3-82 Family of Input/Output Instructions (FAIO)

GENERAL. The Sigma 5 CPU uses this family of instructions to communicate with standard peripheral devices such as line printers, card readers, and tape punches. If execution of an input/output instruction is attempted while the computer is in the slave mode (bit 8 of the current program status doubleword is a one), the computer aborts the instruction unconditionally and traps to location X'40'. Indirect addressing and indexing are performed in the same way as for the other instructions. With the exception of the AIO instruction, the 11 low-order bits of the effective address constitute the I/O address. For the AIO instruction, the device that initiated the interrupt call returns its 11-bit I/O address as part of the status response. Following is a list of instructions that comprise the FAIO:

SIO - Start Input/Output
 TIO - Test Input/Output
 TDV - Test Device
 HIO - Halt Input/Output
 AIO - Acknowledge Input/Output Interrupt

SIO INSTRUCTION. This instruction is used to initiate an input/output operation in the addressed device. In response, and based on the contents of the R field, the addressed IOP returns zero, one, or two words of status and condition codes CC1 and CC2. Also, the addressed IOP examines contents of private memory register 0 for address of first command doubleword in core memory. Figure 3-194 shows the structure of the instruction word, status format, distribution of data in the applicable registers, command doubleword format, and the significance of the condition codes.

HIO INSTRUCTION. This instruction is used to halt an input/output operation in the addressed device. If the device is in the interrupt pending condition, the condition is cleared. Information shown in figure 3-194 also applies to the HIO instruction, with the following exceptions:

- a. The contents of private memory register 0 are not examined.
- b. There is no command doubleword associated with an HIO instruction.
- c. Condition codes are interpreted as follows:
 1. CC1 CC2 = Address not recognized
 2. NCC1 CC2 = Address recognized but device controller was busy at the time of the HIO instruction
- d. FUSIO is false.

TIO INSTRUCTION. This instruction tests the current status of the addressed device, device controller, and

IOP. No operation is initiated or terminated. Information shown in figure 3-194 also applies to the TIO instruction, with the following exceptions:

- a. The contents of private memory register 0 are not examined.
- b. There is no command doubleword associated with a TIO instruction.
- c. Condition codes are interpreted as follows:
 1. CC1 CC2 = Address not recognized
 2. CC1 NCC2 = IOP busy
 3. NCC1 CC2 = SIO cannot be accepted
- d. FUSIO is false.

TDV INSTRUCTION. This instruction tests conditions in the addressed device not obtainable by means of a TIO instruction. Operation of the device, device controller, and IOP are not affected by this instruction. Information shown in figure 3-194 also applies to the TDV instruction, with the following exceptions:

- a. The contents of private memory register 0 are not examined.
- b. There is no command doubleword associated with a TDV instruction.
- c. Condition codes are interpreted as follows:
 1. CC1 CC2 = Address not recognized
 2. CC1 NCC2 = IOP busy
 3. NCC1 CC2 = Device-dependent condition exists
- d. FUSIO is false.

AIO INSTRUCTION. This instruction is executed in response to an interrupt call issued by any device controller and is used to determine which device controller raised the interrupt call and for what purpose. In response, the highest priority device controller with an interrupt pending returns its address and condition codes CC1 and CC2, which specify the type of interrupt. Figure 3-195 illustrates the structure of the instruction word, the status format, and the significance of condition codes CC1 and CC2.




Figure 3-194. Start Input/Output Instruction Format





Figure 3-195. Acknowledge Input/Output Interrupt Instruction Format

I/O PHASE SEQUENCE CHARTS. Preparation phases for the I/O instructions are the same as the general PREP phases described in paragraph 3-59. The execution phases of the I/O instructions are described in four phase sequence charts and illustrated in associated flow diagrams as follows:

Instruction	Type of IOP	Sequence Chart	Flow Diagram
SIO, HIO, TIO, TDV	Integral	Table 3-90	Figure 3-197
AIO	MIOP	Table 3-91	Figure 3-198
SIO, HIO, TIO, TDV	MIOP	Table 3-89	Figure 3-196
AIO	Integral	Table 3-92	Figure 3-199



901172A.3233

Figure 3-196. SIO, HIO, TIO, TDV, Flow Diagram for MIOP

Not done

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP

Phase	Function Performed	Signals Involved	Comments																				
PREP	<p><u>At end of PREP:</u></p> <p>(B): Program address</p> <p>(D): IOPADD</p> <p>(P): IOPADD</p> <p>If SIO, (A): RR</p>		<p>New instruction address</p> <p>IOP, device controller, device address</p> <p>First command double-word (CDW) address</p>																				
PH1 T5L	<p>One clock long</p> <p>Opcode transferred from O-register to function lines</p> <p>(O2, 6, 7) → (FNC0C, 1C, 2C)</p> <p>IOP address transferred from the P-register to the address lines:</p> <p>(P21, 22, 23) → (SW5, 6, 3)</p> <p>(D24 - D31) → (D0 - D7)</p>	<table border="0"> <thead> <tr> <th></th> <th><u>SIO</u></th> <th><u>TIO</u></th> <th><u>TDV</u></th> <th><u>HIO</u></th> </tr> </thead> <tbody> <tr> <td>/FNC0C/</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>/FNC1C/</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>/FNC2C/</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>S/SW5 = (S/SW5) + ...</p> <p>(S/SW5) = FAIO PH1 P21 + ...</p> <p>FAIO = OU4 (O4 O5)</p> <p>R/SW5 = (R/SW5)</p> <p>S/SW6 = (S/SW6) + ...</p> <p>(S/SW6) = FAIO PH1 P22</p> <p>R/SW6 = RESET/A</p> <p>S/SW3 = (S/SW3) + ...</p> <p>(S/SW3) = FAIO PH1 P23</p> <p>R/SW3 = RESET/A</p> <p>DXDR8 = (FAIO PH1) + ...</p>		<u>SIO</u>	<u>TIO</u>	<u>TDV</u>	<u>HIO</u>	/FNC0C/	0	0	0	0	/FNC1C/	0	0	1	1	/FNC2C/	0	1	0	1	<p>Specify the type of instruction to be executed</p> <p>Specify one of eight IOP's</p> <p>Align device controller/ device address by means of a right circular shift. Bits 0 through 7 of the D-register will be transferred to the A-register during PH2</p>
	<u>SIO</u>	<u>TIO</u>	<u>TDV</u>	<u>HIO</u>																			
/FNC0C/	0	0	0	0																			
/FNC1C/	0	0	1	1																			
/FNC2C/	0	1	0	1																			
			<p>Mnemonic: SIO (4C, CC)</p> <p>TIO (4D, CD)</p> <p>TDV (4E, CE)</p> <p>HIO (4F, CF)</p>																				

(Continued)

Not over E

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOp (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont.)	20 → P Enable signal (S/SXD)	S/P26 = (S/P26) + ... (S/P26) = (FAIO PH1) + ... R/P26 = PX + ... PX = FAIO PH1 + ... (S/SXD) = (FAIO PH1) + ...	Preset P-register to X'20' by forcing a 1 into bit 26 and resetting the other 16 bits. During PH2 a word is transmitted to the addressed MIOp via location X'20' in core memory Preset address for D → S in PH2
PH2 T5L	One clock long (D0-D7) → (S0-S7) (S0-S7) → (A0-A7) If R field is not zero (NRZ), set flip-flop A9 If R field is not zero and even (NR31), set flip-flop A8 Enable signal (S/SXA) Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ Reset flip-flops CC1 and CC2	Address logic set at PH1 clock AXS/0 = AXS/4 + ... AXS/4 = AXS/2 ... AXS/2 = (FAIO PH2) + ... S/A9 = (S/A9) IOAXST + ... (S/A9) = (FAIO PH2) NRZ + ... IOAXST = (FAIO PH2) + ... R/A9 = AX/1 S/A8 = (S/A8) IOAXST + ... (S/A8) = (FAIO PH2) NR31 NRZ + ... R/A8 = AX/1 (S/SXA) = (FAIO PH2) + ... S/MBXS = (S/MBXS) (S/MBXS) = (FAIO/1 PH2) (NIOPADD + ...) NIOPADD = SW5 + SW6 + SW3 R/MBXS = ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MBXS) + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = (S/MBXS) + ... R/DRQ = ... R/CC1 = (R/CC1) (R/CC1) = (R/CC1/1) + ... (R/CC1/1) = (FAIO PH2) + ...	Transfer device controller/device address to the A-register Generate R portion of word to be stored in location X'20' of core memory Preset address logic for A → S in PH3 Prepare to transfer contents of A-register to core memory Indicates multiplexing IOP Memory request for transferring contents of A-register Inhibits transmission of another clock until data release is received from core memory CC1 and/or CC2 are set in PH4 if specified by conditions in the addressed MIOp
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2 T5L (Cont.)	If NPR, set flip-flop SW0	$R/CC2 = (R/CC2)$ $(R/CC2) = (R/CC2/1) + \dots$ $(R/CC2/1) = (FAIO PH2) + \dots$ $S/SW0 = (S/SW0) NCLEAR + \dots$ $(S/SW0) = (FAIO PH2) NPR + \dots$ $R/SW0 = (R/SW0)$	Early detect of NPR, indicating that previous operation has been completed. If NSW0, NPR is checked again in PH3
PH3 DR or T5L	<p>One or more clocks long, depending on the state of flip-flop SW0. First clock controlled by data release signal DR. Subsequent clocks, if any, are T5L</p> <p>(A0-A31) → (S0-S31) (S0-S31) → (MB0-MB31)</p> <p>If R field odd (R31), increment P-register</p> <p>If flip-flop SW0 was not set in PH2, set SW0 when PR goes low</p> <p>If NSW0, enable signal BRPH3</p> <p>If SW0, set flip-flop IOCONST</p>	<p>Adder logic set at PH2 clock</p> <p>MBXS = Set at PH2 clock</p> <p>PUC31 = (FAIO PH3) R31 + ...</p> <p>S/SW0 = (S/SW0) NCLEAR-2 (S/SW0) = (FAIO PH3) NPR + ...</p> <p>R/SW0 = (R/SW0)</p> <p>BRPH3 = FAIO PH3-B NSW0-1 + ...</p> <p>S/IOCONST = (S/IOCONST) (S/IOCONST) = (FAIO PH3) SW0</p> <p>R/IOCONST = (R/IOCONST) + ...</p>	<p>Transfer contents of A-register into location X'20' of core memory</p> <p>Set core memory address to X'21'. When R is odd, the addressed MIOP places a single word of status in location X'21' of the core memory</p> <p>Wait for NPR from previous operation</p> <p>Sustain PH3 until flip-flop SW0 gets set</p> <p>Raise control strobe before entering PH4</p>
PH4 T5L or T8L	<p>Two or more clocks, depending on the state of flip-flop SW0. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L</p> <p>If PR, reset flip-flop SW0</p>	<p>R/SW0 = (R/SW0)</p> <p>(R/SW0) = (FAIO PH4) PR + ...</p>	<p>Wait until addressed MIOP returns PR signal in response to the control strobe signal</p>
			<p>Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)</p>

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L or T8L (Cont.)	<p>If SW0, enable signal BRPH4</p> <p>If NSW0, and R field is zero (RZ), enable signal BRPH9</p> <p>If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQ</p> <p>If NSW0, set flip-flops CC1 and/or CC2 if specified</p> <p>If NSW0, reset flip-flop IOCONST</p>	<p>BRPH4 = (FAIO PH4) SW0 NSW2</p> <p>BRPH9 = (FAIO PH4) NSW0 RZ + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = (FAIO PH4) (NRZ NSW0) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>S/CC1 = (FAIO PH4) NSW0 COND1 + ...</p> <p>R/CC1 = (R/CC1)</p> <p>S/CC2 = (FAIO PH4) NSW0 COND2</p> <p>R/CC2 = (R/CC2)</p> <p>R/IOCONST = (R/IOCONST) + ...</p> <p>(R/IOCONST) = (FAIO PH5) NSW0 + ...</p>	<p>Sustain PH4 while flip-flop SW0 is in the set state</p> <p>If R is zero, status is not required</p> <p>Memory request for reading status word from X'20' (R even) or X'21' (R odd) of core memory</p> <p>Inhibits transmission of another clock until data release signal is received from core memory</p> <p>Setting of CC1 and CC2 is controlled by conditions in the addressed MIOP</p> <p>Drop control strobe in response to PR</p>
PH5 NSW0 DR	<p>One clock long</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>If R even (NR31), increment P-register and set flip-flop MRQ and reset flip-flop NMRQP1</p>	<p>CXMB = DG = /DG/</p> <p>DXC-0 thru DXC-3 = DXC</p> <p>DXC = (FAIO PH5) NSW0 + ...</p> <p>PUC31 = (FAIO/1 PH5) NR31 NSW0 + ...</p> <p>S/MRQ = (S/MRQ)</p> <p>(S/MRQ) = (S/MRQ/3) + ...</p> <p>(S/MRQ/3) = (FAIO PH5) NSW0 NR31</p> <p>R/MRQ = ...</p> <p>S/NMRQP1 = N(SMRQ/3) + ...</p> <p>R/NMRQP1 = ...</p>	<p>Transfer word from location X'20' (R even) or X'21' (R odd) of core memory into the C-register and then to the D-register</p> <p>Prepare to read second of two status words out of core memory. Location of this word is X'21'</p> <p>Delays setting of flip-flop DRQ</p>
			<p>Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)</p>

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 NSW0 DR (Cont.)	If R is odd (R31), enable signal (S/SXD) and set flip-flop RW	(S/SXD) = (FAIO PH5) NSW0 R31 + ... S/RW = (S/RW/1) + ... (S/RW/1) = (S/RW) + ... (S/RW) = (FAIO PH5) NSW0 R31 R/RW = ...	Preset address for D → S in PH6 Prepare to transfer status word into private memory register R
PH6 T5L or T8L	One clock long. Clock is T5L if R is even, T8L if R is odd If R is even, set flip-flop DRQ and shift D-register 8 places to the right If R is odd: (D0-D31) → (S0-S31) (S0-S31) ↗ (RW0-RW31) Enable signal BRPH9	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 R/DRQ = ... DXDR8 = (FAIO PH6) + ... Address logic set at PH5 clock RWXS/0- = RW RWXS/3 BRPH9 = (FAIO PH6) NSW0 R31 + ...	Inhibits transmission of another clock until data release signal received from core memory First step of CDW address alignment. Meaningful only if R is even Transfer IOP status and byte count from D-register to private memory register R If R is odd, transfer of additional status information will not be performed
PH7 DR	One clock long Enable signal DXDR8 (MB0-MB31) → (C0-C31)	DXDR8 = (FAIO PH7) + ... CXMB = DG = /DG/	Second and final step of CDW address alignment Transfer second status word from location X'21' of core memory to the C-register. During PH8 contents of C-register will be clocked into the D-register
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH7 DR (Cont.)	Enable signal (S/SXD) Set flip-flop RW	(S/SXD) = (FAIO PH7) + ... S/RW = (S/RW/1) + ... (S/RW/1) = (S/RW) + ... (S/RW) = (FAIO PH7) + ... R/RW = ...	Preset adder for D → S in PH8 Prepare to write CDW address into private memory register R
PH8 T8L	One clock long (D0-D31) → (S0-S31) (S0-S31) → (RW0-RW31) (R) (C0-C31) → (D0-D31)	Address logic set at PH7 clock RWXS/0- RWXS/3 = RW DXC-0 thru DXC-3 = DXC DXC = (FAIO PH8) + ...	Transfer CDW address from D-register to private memory register R Transfer second word of status (IOP status and byte count) into the D-register
PH9 T8L	One clock long If R field not zero (NRZ) and even (NR31), enable signal (S/SXD), set flip-flop RW, and reset flip-flop NLR31F	(S/SXD) = IOBR9 NSW0 + ... IOBR9 = FAIO/1 NR31 NRZ PH9 S/RW = (S/RW/1) (S/RW/1) = (S/RW) + ... (S/RW) = IOBR9 NSW0 + ... R/RW = ... S/NLR31F = N(S/LR31) (S/LR31) = (FAIO PH9 NSW0) + ... R/NLR31F = ...	Preset adder for D → S in PH10 Prepare to write IOP status and byte count into private memory register Ru1 Force a one on private memory address line LR31 during PH10 to select private memory register Ru1
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 T8L (Cont.)	(B0-B31) → (S0-S31) (S15-S31) ↗ (P15-P31) Set flip-flops MRQ and DRQ	SXB = PXSXB NDIS PXSXB = NFAFL NFAMDS PH9 PXS = PXSXB + ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP2 + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + (S/DRQ/2) + ... (S/DRQ/2) = PH9 + ... R/DRQ = ...	Transfer next instruction address to P-register Prepare to read next instruction from core memory Inhibits transmission of another clock until data release is received from core memory
PH10 DR	One clock long If R not zero (NRZ) and even (NR31): (D0-D31) → (S0-S31) (S0-S31) ↗ (RW0-RW31) (Ru1) ENDE functions	(S/SXD) = PH10 + ... RWXS/0-RWXS/3 = RW	Transfer IOP status and byte count from D-register to private memory register Ru1
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

OUR IOP




Figure 3-197. SIO, HIO, TIO, TDV Flow Diagram for Integral IOP (Sheet 1 of 2)




Figure 3-197. SIO, TIO, TDV, HIO Flow Diagram for Integral IOP (Sheet 2 of 2)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>✓(B): Program address</p> <p>✓(D): IOPADD</p> <p>✓(P): IOPADD</p> <p>✓ If SIO, (A) : RR</p>		<p>New instruction address</p> <p>IOP, device controller, device address</p> <p>First command double-word (CDW) address</p>
PH1 T5L	<p>One clock long</p> <p>Opcode decoded from the contents of the O-register, causing the appropriate function indicator line to be raised</p> <p>(P21, 22, 23) \rightarrow (SW5, 6, 3)</p> <p>(D24-D31) \rightarrow (D0-D7)</p> <p>Enable signal (S/SXD)</p>	<p>/SIO/ = FUSIO NIOCON NPH10</p> <p>✓ FUSIO = OU4 OLC</p> <p>/HIO/ = O6 O7 NIOCON NPH10</p> <p>/TDV/ = NO2 O6 NO7 NIOCON NPH10</p> <p>/TIO/ = NO6 O7 NIOCON NPH10</p> <p>IOCON = IOSC + IOIN</p> <p>S/SW5 = (S/SW5) + ...</p> <p>(S/SW5) = FAIO PH1 P21</p> <p>R/SW5 = (R/SW5)</p> <p>S/SW6 = (S/SW6) + ...</p> <p>(S/SW6) = FAIO PH1 P22 + ...</p> <p>R/SW6 = RESET/A</p> <p>S/SW3 = (S/SW3) + ...</p> <p>(S/SW3) = FAIO PH1 P23</p> <p>R/SW3 = RESET/A</p> <p>DXDR8 = (FAIO PH1) + ...</p> <p>(S/SXD) = (FAIO PH1) + ...</p>	<p>By means of the function indicator lines the integral IOP notifies the appropriate device controller of the type of function to be performed</p> <p>Service call pending</p> <p>Integral IOP is selected when SW5, SW6, and SW3 are false</p> <p>Align device controller/device address by means of a right circular shift. Bits 0 through 7 of the D-register will be transferred to the A-register during PH2</p> <p>Preset address for D \rightarrow S in PH2</p>
			<p>Mnemonic: SIO (4C, CC)</p> <p>TIO (4D, CD)</p> <p>TDV (4E, CE)</p> <p>HIO (4F, CF)</p>

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
<p>PH2 T5L</p>	<p>One clock long</p> <p>(D0-D7) → (S0-S7) (S0-S7) ↗ (A0-A7)</p> <p>If R field is not zero (NRZ), set flip-flop A9</p> <p>If R is not zero and even (NR31), set flip-flop A8</p> <p>Enable signal (S/SXA)</p> <p>Reset flip-flops CC1 and CC2</p> <p>If NPR, set flip-flop SW0</p>	<p>Adder logic set at PH1 clock</p> <p>AXS/0 = AXS/4 AXS/4 = AXS/2 AXS/2 = (FAIO PH2) + ...</p> <p>S/A9 = (S/A9) IOAXST (S/A9) = (FAIO PH2) NRZ + ... IOAXST = (FAIO PH2) + ...</p> <p>R/A9 = AX/1</p> <p>S/A8 = (S/A8) IOAXST (S/A8) = (FAIO PH2) NRZ NR31</p> <p>R/A8 = AX/1 (S/SXA) = (FAIO PH2) + ...</p> <p>R/CC1 = (R/CC1) (R/CC1) = (R/CC1/1) + ... (R/CC1/1) = (FAIO PH2) + ...</p> <p>R/CC2 = (R/CC2) (R/CC2) = (R/CC2/1) + ... (R/CC2/1) = (FAIO PH2) + ...</p> <p>S/SW0 = (S/SW0) NCLEAR + ... (S/SW0) = (FAIO PH2) NPR + ... R/SW0 = (R/SW0)</p>	<p>Transfer device controller/device address to A-register</p> <p>Generate R portion of word to be stored in D-register</p> <p>Preset adder for S → A in PH3</p> <p>Flip-flops CC1 and/or CC2 are set during PH5 SW8 SW7 if specified by conditions in the selected device controller</p> <p>Early detect of NPR, indicating that previous operation has been completed. If NSW0, NPR is checked again during PH3</p>
<p>PH3 T5L</p>	<p>One or more clocks long, depending on the state of flip-flop SW0</p> <p>(A0-A31) → (S0-S31) (S0-S31) ↗ (D0-D31)</p>	<p>Adder logic set at PH2 clock</p> <p>DXS = FAIO PH3</p>	
			<p>Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)</p>

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	(A0-A7) → (IODA0-IODA7)	IODAXA = (FAIO PH3) + ...	Transfer device controller/device address to the IODA-register. From here the information is transmitted on lines /DA0/ through /DA7/ to the device controllers associated with the integral IOP
	(A0-A7) → (IOFR0-IOFR7)	IOFRXA = FAIO PH3	Transfer device controller/device address to the IOFR-register. Information stored in this register is used to select the appropriate IOFM-register
	If flip-flop SW0 was not set in PH2, set SW0 when PR goes low	S/SW0 = (FAIO PH3) NPR + ... R/SW0 = (R/SW0)	Wait for NPR from previous operation
	If NSW0, enable signal BRPH3	BRPH3 = FAIO PH3 NSW0 + ...	Sustain PH3 until flip-flop SW0 gets set
	If SW0, set flip-flop IOCONST	S/IOCONST = (S/IOCONST) (S/IOCONST) = (FAIO PH3) SW0 R/IOCONST = (R/IOCONST) + ...	Raise control strobe before entering PH4. IOCONST will be reset at the end of PH5 SW13
PH4 T5L	Two or more clocks, depending on /CNST/ Set flip-flop SW2 Enable signal BRPH4 If flip-flop SW2 is set: Reset flip-flop SW2	S/SW2 = (S/SW2) (S/SW2) = (FAIO PH4) IOPADD CNST + ... CNST = /CNST/ NIOPOP (IOCONST + ...) IOPADD = NSW5 NSW6 NSW3 BRPH4 = (FAIO PH4) SW0 NSW2 R/SW2 = (R/SW2) (R/SW2) = FAIO PH4 SW2 + ...	Wait for /CNST/ to be returned through the IOP priority cable. /CNST/ is derived from IOCONST Indicates integral IOP Sustain PH4 until flip-flop SW2 has been set
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L (Cont.)	Set flip-flop IOFS	S/IOFS = (S/IOFS) (S/IOFS) = FAIO PH4 SW2 + ... R/IOFS = (R/IOFS)	Raise function strobe to device controllers Will be reset during PH5 SW13
	Reset flip-flops NIOFM and NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = (S/AXRR/2) + ... (S/AXRR/2) = (FAIO/1 PH4) SW2 + ... R/NAXRR = ...	Prepare to read byte address and IOP status from IOP fast memory, area 00. Byte address will only be stored temporarily and then replaced by the byte count
	Set flip-flop SW8	S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/2) + ... R/NIOFM = ... S/SW8 = NRESET/A BRSW8 + ... BRSW8 = (FAIO PH4) SW2 + ... R/SW8 = ...	Select IOP fast memory registers Used to define the first two subphases in PH5
PH5 SW0 SW8 NSW7 T5L	One or more clocks, depending on the state of flip-flop SW7		
	Enable signal BRPH5	BRPH5 = (FAIO PH5 SW0) NSW14 (VALST + NSW13) VALST = FUSIO NCC1 NCC2	Sustain PH5 during integral IOP sequence through subphase SW13 if not SIO, and through SW14 if SIO and valid start. Valid start occurs if during an SIO the addressed device controller returns NCC1 and NCC2, i. e., CC1 and CC2 will remain reset
	Maintain flip-flop SW8 in set state	S/SW8 = NRESET/A BRSW8 + ... BRSW8 = FAIO PH5 SW8 NSW7 + ... R/SW8 = ...	Sustain subphase SW8 while flip-flop SW7 is in reset state
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW8 SW7 T5L (Cont.)	<p>(RR16-RR23) \rightarrow (A16-A23)</p> <p>If SIO, address recognition, and SIO accepted, set flip-flop RW and maintain flip-flop NIOFM in a reset state</p> <p>Reset flip-flop SW7</p> <p>Set flip-flop SW9</p>	<p>AXRR/2 = AXRR/12 + ...</p> <p>AXRR/12 = AXRR/6 + ...</p> <p>IOFM = Logic set during preceding subphase</p> <p>IOFR9 = Logic set during preceding subphase</p> <p>NIOFR8 = Reset during previous operation</p> <p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = (S/RW/2) + ...</p> <p>(S/RW/2) = SIOSP/1 DOR IOR + ...</p> <p>SIOSP/1 = FUSIO PH5 SW8 SW7</p> <p>R/RW = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/RW/2) + ...</p> <p>R/NIOFM = ...</p> <p>R/SW7 = (R/SW7)</p> <p>(R/SW7) = FAIO PH5 SW8 SW7 + ...</p> <p>S/SW9 = SW8 STEP815 + ...</p> <p>STEP815 = NBRSW8 NBRSW10 NBRSW11 NBRSW13 NBRSW15 NRESET/A</p> <p>R/SW9 = ...</p>	<p>Area of I/O fast memory register is 01, as defined by IOFR9 NIOFR8. Bits 16 through 31 contain the byte count and replace the byte address previously stored in A-register</p> <p>Prepare to write zeros into I/O fast memory, area 00, to clear the old status</p> <p>Branch to SW9</p>
PH5 SW0 SW9 T8L	<p>One clock long</p> <p>If RW was set during the preceding subphase:</p> <p>(S0-S31) \rightarrow (RW0-RW31)</p> <p>(FR0-FR7) \rightarrow (A0-A7)</p>	<p>RWXS/0-RWXS/3 = RW + ...</p> <p>AXFR = (FAIO/1 PH5) SW9 + ...</p>	<p>Transfer zeros to I/O fast memory register, area 00</p> <p>Load device controller status supplied on FR lines to A-register</p>
			<p>Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)</p>

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW9 T8L (Cont.)	If R field is zero or if AVO was returned by the device controller system, enable signal BRSW13	BRSW13 = (FAIO PH5 SW9) AVO + (FAIO/1 PH5) SW9 RZ + ...	Advance to PH5 SW13. If either of these two conditions exists, the contents of the A-register will not be transferred to the private memory register
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = (FAIO/1 PH5) SW9 + ... R/NLR31F = ...	Force a one into private memory address line LR31 during PH5 SW10 to select private memory register Ru1
	If R field is not zero (NRZ), set flip-flop RW	S/RW = (S/RW/1) + ... (S/RW/1) = (S/RW) + ... (S/RW) = (FAIO/1 PH5) SW9 NRZ + ...	Prepare to write status and byte count into private memory register Ru1
	If SIO, and valid start, enable signal (S/SXA)	R/RW = ... (S/SXA) = FAIO PH9 SW0 VALST + ... VALST = FUSIO NCC1 NCC2	Preset adder logic for A → S in PH5 SW10
	Set flip-flop SW10	S/SW10 = SW9 STEP815 R/SW10 = ...	Branch to SW10
	PH5 SW0 SW10 T8L	One clock long (A0-A31) → (S0-S31) (S0-S31) → (RW0-RW31) (Ru1) Zero → RW15	Adder logic set during previous clock RWXS/0-RWXS/3 = RW NRW15 = NRW15XZ + ... NRW15XZ = FAIO/1 PH5 SW10
Enable signal AXZ		AXZ = (FAIO PH5) SW10 + ...	Reset A-register to zero
If R field is odd (R31), enable signal BRSW13		BRSW13 = (FAIO/1 PH5) SW10 R31 + ...	If odd R field, only one word of status is required
If R field is even (NR31), enable signal (S/AXRR/4), set flip-flop IOFR8, and reset flip-flop NIOFM		S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/AXRR/4) + ... (S/AXRR/4) = (FAIO/1 PH5) SW10 NR31 + ...	Prepare to read most significant byte of CDW from I/O fast memory register, area 10
		R/IOFR8 = ...	
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW10 T8L (Cont.)	Set flip-flop SW11	S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/4) + ... R/NIOFM = ... S/SW11 = SW10 STEP815 + ... R/SW11 = ...	Select IOP fast memory registers Branch to SW11
PH5 SW0 SW11 T5L	One clock long (RR24-RR31) \rightarrow (A24-A31) Set flip-flop IOFR9, maintain flip-flop IOFR8 in the set state, and maintain flip-flop NIOFM in the reset state Set flip-flop SW12	AXRR/3 = AXRR/13 + ... AXRR/13 = IOFR8 NRW + ... IOFR8 = Set during preceding subphase S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/AXRR/4) + ... (S/AXRR/4) = FAIO/1 PH5 SW11 + ... R/IOFR8 = ... S/IOFR9 = (S/IOFR9) IOPOP (S/IOFR9) = (S/AXRR/6) + ... (S/AXRR/6) = FAIO/1 PH5 SW11 R/IOFR9 = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/4) + ... R/NIOFM = ... S/SW12 = SW11 STEP815 + ... R/SW12 = ...	Transfer most significant byte of CDW from area 10 of the I/O fast memory register to the A-register Prepare to read least significant byte of CDW from I/O fast memory, area 11 Select IOP fast memory registers Branch to SW12
PH5 SW0 SW12 T8L	One clock long (A24-A31) \rightarrow (A16-A23) (RR24-RR31) \rightarrow (A24-A31)	AXAL8 = FAIO PH5 SW12 + ... AXRR/3 = AXRR/13 + ... AXRR/13 = IOFR8 NRW + ... IOFR8 = Set during preceding subphase IOFR9 = Set during preceding subphase	Shift most significant byte of CDW in A-register 8 places to the left Load least significant byte of I/O fast memory register, area 11, into A-register
			Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW12 T8L (Cont.)	If R field not zero, enable signal (S/SXA), and set flip-flop RW Set flip-flop SW13	(S/SXA) = (FAIO PH5) SW12 + ... S/RW = (S/RW/1) + ... (S/RW/1) = (S/RW) + ... (S/RW) = FAIO PH5 SW12 NRZ + ... R/RW = ... S/SW13 = SW12 STEP815 + ... R/SW13 = ...	Preset adder for A → S in PH5 SW13 Prepare to write CDW into private memory register R Branch to SW13
PH5 SW0 SW13 T8L or T5L	One clock long; T5L if RZ, T8L if NRZ NAV0 Reset flip-flop IOCONST Reset flip-flop IOFS If R field not zero (NRZ): (A0-A31) → (S0-S31) (S0-S31) → (RW0-RW31) (R) If not valid start (NVALST), enable signal BRPH9 If SIO and valid start: Enable signal (S/SXDM1) Set flip-flop IOFR8	R/IOCONST = (R/IOCONST) + ... (R/IOCONST) = FAIO PH5 SW13 + ... R/IOFS = (R/IOFS) (R/IOFS) = FAIO PH5 SW13 + ... Adder logic set during preceding subphase RWXS = RW RW = Set during preceding subphase BRPH9 = FAIO PH5 SW0 SW13 NVALST NVALST = N(FUSIO NCC1 NCC2) (S/SXDM1) = FAIO PH5 SW13 VALST + ... S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/RW/4) + ... (S/RW/4) = FAIO PH5 SW13 VALST + ... R/IOFR8 = ...	Drop control strobe Drop function strobe Load CDW address into private memory register R If no address recognition or SIO not successful, branch to PH9 Preset adder logic for D-1 → S Prepare to transfer contents of D-register minus 1 to A-register, and byte 2 of D-register to I/O fast memory register, area 10

Mnemonic: SIO (4C, CC)
TIO (4D, CD)
TDV (4E, CE)
HIO (4F, CF)

(Continued)


Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW13 T8L or T5L (Cont.)	<p>Reset flip-flop NIOFM</p> <p>Set flip-flop RW</p> <p>Set flip-flop SW14</p>	<p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/4) + ...</p> <p>R/NIOFM = ...</p> <p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = (S/RW/4) + ...</p> <p>R/RW = ...</p> <p>S/SW14 = SW13 STEP815 + ...</p> <p>R/SW14 = ...</p>	<p>Branch to SW14</p>
PH5 SW0 SW14 T5L	<p>One clock long</p> <p>(D-1) → (S0-S31)</p> <p>(S0-S31) ↗ (A0-A31)</p> <p>(S16-S23) ↗ (RW16-RW23)</p> <p>Enable signal BRPH9</p>	<p>SXDM1 = Adder logic set during preceding subphase</p> <p>AXS = FAIO PH5 SW14 + ...</p> <p>RWXS/2 = RW + ...</p> <p>RW = Set during preceding subphase</p> <p>BRPH9 = FAIO SW5 SW14 SW0 + ...</p>	<p>Load byte 2 of the D-register in the I/O fast memory register, area 10. Byte 2 is the most significant byte of the next CDW address. Load the contents of the D-register into A-register. The A-register now contains the next CDW address minus 1</p> <p>Branch to PH9</p>
PH9 SW0 T8L	<p>One clock long</p> <p>Enable signals AXAL8-0 thru AXAL8-2</p> <p>If SIO and valid start (VALST):</p> <p>Enable signal (S/SXA)</p>	<p>AXAL8-0 thru AXAL8-2 = AXAL 8</p> <p>AXAL 8 = FAIO SW0 PH 9 + ...</p> <p>(S/SXA) = FAIO PH9 SW0 VALST + ...</p> <p>S/IOFR8 = (S/IOFR8)</p> <p>(S/IOFR8) = (S/RW/4) + ...</p> <p>(S/RW/4) = FAIO PH9 SW0 VALST + ...</p> <p>R/IOFR8 = ...</p>	<p>Shift contents of A-register 8 places to the left</p> <p>Preset adder logic for A → S in PH10</p> <p>Prepare to transfer byte 2 of the A-register to the I/O fast memory register, area 11</p>
			<p>Mnemonic: SIO (4C, CC)</p> <p>TIO (4D, CD)</p> <p>TDV (4E, CE)</p> <p>HIO (4F, CF)</p>

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH9 SW0 T8L (Cont.)	Set flip-flop IOFR9	S/IOFR9 = (S/IOFR9) IOPOP (S/IOFR9) = (S/RW/3) + ... (S/RW/3) = FAIO PH9 SW0 VALST + ...	Selects IOP fast memory registers Transfer next instruction address to P-register Prepare to read next instruction from core memory Inhibits transmission of another clock until data release is received from core memory
	Reset flip-flop NIOFM	R/IOFR9 = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/RW/3) + (S/RW/4) + ...	
	Set flip-flop RW	R/NIOFM = ... S/RW = (S/RW/1) (S/RW/1) = (S/RW) + ... (S/RW) = (S/RW/3) + (S/RW/4) + ...	
	(B0-B31) → (S0-S31)	R/RW = ... SXB = PXSXB NDIS PXSXB = NFAFL NFAMDS PH9	
	(S15-S31) ↗ (P15-P31)	PXS = PXSXB + ...	
	Set flip-flops MRQ and DRQ	S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP2 + ...	
		R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + (S/DRQ/2) + ... (S/DRQ/2) = PH9 + ...	
		R/DRQ = ...	
	PH10 SW0 DR	One clock long (A0-A31) → (S0-S31) (S16-S23) ↗ (RW16-RW23)	
Reset flip-flop SW0		R/SW0 = (R/SW0) (R/SW0) = RESET/A + ... RESET/A = CLEAR + ... CLEAR = PH10 + ...	
	ENDE functions		Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)



901172A.3293

Figure 3-198. AIO Instruction Flow Diagram for MIOP

Table 3-91. AIO Sequence, MIOP

Phase	Function Performed	Function Performed	Comments
PREP	<p>At end of PREP:</p> <p>(B): NIADD</p> <p>(A): RR (not used)</p>		<p>Next instruction address</p> <p>Contents of private memory register R. Not used in this instruction</p>
PH1 T5L	<p>One clock long</p> <p>Opcode transferred from O-register to function lines:</p> <p>O2 → /FNC0C/</p> <p>O6 → /FNC1C/</p> <p>O7 → /FNC2C/</p> <p>20 → P</p>	<p>/FNC0C/ = O2</p> <p>/FNC1C/ = O6</p> <p>/FNC2C/ = O7</p> <p>S/P26 = (S/P26) + ...</p> <p>(S/P26) = (FAIO PH1) + ...</p> <p>R/P26 = PX + ...</p> <p>PX = FAIO PH1 + ...</p>	<p>Specify AIO instruction</p> <p>Preset P-register to X'20' by forcing a 1 into bit 26 and resetting the other 16 bits. During PH6 a word is transferred from location X'20' of core memory into the C-register</p>
PH2 T5L	<p>One clock long</p> <p>Reset flip-flops CC1 and CC2</p> <p>If NPR, set flip-flop SW0</p>	<p>R/CC1 = (R/CC1)</p> <p>(R/CC1) = (R/CC1/1) + ...</p> <p>(R/CC1/1) = (FAIO PH2) + ...</p> <p>R/CC2 = (R/CC2)</p> <p>(R/CC2) = (R/CC2/1)</p> <p>(R/CC2/1) = (FAIO PH2) + ...</p> <p>S/SW0 = (S/SW0) NCLEAR</p> <p>(S/SW0) = (FAIO PH2) NPR + ...</p> <p>R/SW0 = (R/SW0)</p>	<p>Flip-flops CC1 and/or CC2 are set in PH4 if specified by conditions in the device controller with an interrupt pending</p> <p>Early detect of NPR, indicating that previous operation has been completed</p>
PH3 T5L	<p>One or more clocks, depending on the state of flip-flop SW0</p> <p>If flip-flop SW0 was not set in PH2, set SW0 when PR goes low</p>	<p>S/SW0 = (S/SW0) NCLEAR</p> <p>(S/SW0) = (FAIO PH3) NPR + ...</p> <p>R/SW0 = (R/SW0)</p>	<p>Wait for NPR from previous operation</p>
			<p>Mnemonic: AIO (6E, EE)</p>

(Continued)

Table 3-91. AIO Sequence, MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	<p>If NSW0, enable signal BRPH3</p> <p>If SW0, set flip-flop IOCONST</p>	<p>BRPH3 = FAIO PH3 NSW0 + ...</p> <p>S/IOCONST = (S/IOCONST)</p> <p>(S/IOCONST) = (FAIO PH3) SW0</p> <p>R/IOCONST = (R/IOCONST) + ...</p>	<p>Sustain PH3 until flip-flop SW0 gets set</p> <p>Raise control strobe before entering PH4</p>
PH4 T5L or T8L	<p>Two or more clocks, depending on the state of flip-flop SW0. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L</p> <p>If SW0, enable signal BRPH4</p> <p>If PR, reset flip-flop SW0</p> <p>If NSW0, and R field is zero (RZ), enable signal BRPH9</p> <p>If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQ</p> <p>If NSW0, set flip-flops CC1 and/or CC2 if specified</p> <p>If NSW0, reset flip-flop IOCONST</p>	<p>BRPH4 = (FAIO PH4) SW0 NSW2</p> <p>R/SW0 = (R/SW0)</p> <p>(R/SW0) = (FAIO PH4) PR + ...</p> <p>BRPH9 = FAIO PH4 NSW0 RZ + ...</p> <p>S/MRQ = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = FAIO PH4 NRZ NSW0 + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + ...</p> <p>R/DRQ = ...</p> <p>S/CC1 = (FAIO PH4) NSW0 COND1 + ...</p> <p>R/CC1 = (R/CC1)</p> <p>S/CC2 = (FAIO PH4) NSW0 COND2 + ...</p> <p>R/CC2 = (R/CC2)</p> <p>R/IOCONST = (R/IOCONST) + ...</p> <p>(R/IOCONST) = (FAIO PH5) NSW0 + ...</p>	<p>Sustain PH4 while flip-flop SW0 is in the set state</p> <p>Wait until MIOP system returns PR signal in response to the control strobe signal</p> <p>If R is zero, status is not required</p> <p>Memory request for reading status and IOP/device controller address from location X'20' of core memory</p> <p>Inhibits transmission of another clock until data release signal is received from core memory</p> <p>Setting of CC1 and CC2 is controlled by conditions specified by the applicable device controller. If normal interrupt recognition, CC1 and CC2 are not set</p> <p>Drop control strobe in response to PR</p>
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-91. AIO Sequence, MIOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 NSW0 DR	<p>One clock long</p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop RW</p>	<p>CXMB = DG = /DG/</p> <p>DXC-0 thru DXC-3 = DXC</p> <p>DXC = (FAIO PH5) NSW0 + ...</p> <p>(S/SXD) = (FUAIO PH5) NSW0 + ...</p> <p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = (FUAIO PH5) NSW0 + ...</p> <p>R/RW = ...</p>	<p>Transfer word from location X'20' of core memory into the C-register and then to the D-register</p> <p>Preset adder for D → S in PH6</p> <p>Prepare to transfer status word into private memory register R</p>
PH6 T8L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (RW0-RW31) (R)</p> <p>Enable signal BRPH9</p>	<p>Adder logic set at PH5 clock</p> <p>RWXS/0 thru RWXS/3 = RW</p> <p>BRPH9 = (FAIO PH6) FUAIO + ...</p>	<p>Transfer status and IOP/device controller address to private memory register R</p> <p>Information exchange between MIOP/device controller and the CPU completed. Branch to PH9</p>
PH9 T5L	<p>One clock long</p> <p>(B0-B31) → (S0-S31)</p> <p>(S15-S31) ↗ (P15-P31)</p> <p>Set flip-flops MRQ and DRQ</p>	<p>SXB = PXSXB NDIS</p> <p>PXSXB = NFAFL NFAMDS PH9</p> <p>PXS = PXSXB + ...</p> <p>S/MRQ = (S/MRQ)</p> <p>(S/MRQ) = (S/MRQ/2) + ...</p> <p>(S/MRQ/2) = PXSXB NINTRAP + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MRQ/2) + (S/DRQ/2) + ...</p> <p>(S/DRQ/2) = PH9 + ...</p> <p>R/DRQ = ...</p>	<p>Transfer next instruction address to P-register</p> <p>Prepare to read next instruction from core memory</p> <p>Inhibits transmission of another clock until data release signal is received from core memory</p>
PH10 DR	ENDE functions		
			Mnemonic: AIO (6E, EE)




Figure 3-199. AIO Instruction Flow Diagram for Integral IOP

Table 3-92. AIO Sequence for Integral IOP

Phase	Function Performed	Signals Involved	Comments
PREP	<p><u>At end of PREP:</u></p> <p>(B): NIADD</p> <p>(A): RR (not used)</p>		<p>Next instruction address</p> <p>Contents of private memory register R. Not used in this instruction</p>
PH1 T5L	<p>Opcode decoded from the contents of the O-register, raising function indicator line /AIO/</p>	<p>/AIO/ = FUAIO</p> <p>FUAIO = OU6 OLE</p>	<p>Function indicator AIO is transmitted on a common line to all device controllers associated with the integral IOP. The device controller with an interrupt pending will respond by returning its address, condition codes, and status</p>
PH2 T5L	<p>One clock long</p> <p>Reset flip-flops CC1 and CC2</p> <p>If NPR, set flip-flop SW0</p>	<p>R/CC1 = (R/CC1)</p> <p>(R/CC1) = (R/CC1/1) + ...</p> <p>(R/CC1/1) = (FAIO PH2) + ...</p> <p>R/CC2 = (R/CC2)</p> <p>(R/CC2) = (R/CC2/1) + ...</p> <p>(R/CC2/1) = (FAIO PH2) + ...</p> <p>S/SW0 = (S/SW0) NCLEAR</p> <p>(S/SW0) = (FAIO PH2) NPR + ...</p> <p>R/SW0 = (R/SW0)</p>	<p>Flip-flops CC1 and/or CC2 are set in PH5 SW8 NSW7, if specified by conditions in the device controller with an interrupt pending</p> <p>Early detect of NPR, indicating that previous operation has been completed</p>
PH3 T5L	<p>One or more clocks, depending on the state of flip-flop SW0</p> <p>If flip-flop SW0 was not set during PH2, set flip-flop SW0 when PR goes low</p> <p>If NSW0, enable signal BRPH3</p>	<p>S/SW0 = (S/SW0) NCLEAR</p> <p>(S/SW0) = (FAIO PH3) NPR + ...</p> <p>R/SW0 = (R/SW0)</p> <p>BRPH3 = FAIO PH3 NSW0 + ...</p>	<p>Wait for NPR from previous operation</p> <p>Sustain PH3 until flip-flop SW0 gets set</p>
			<p>Mnemonic: AIO (6E, EE)</p>

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	If SW0, set flip-flop IOCONST	S/IOCONST = (S/IOCONST) (S/IOCONST) = (FAIO PH3) SW0 R/IOCONST = (R/IOCONST) + ...	Raise control strobe before entering PH4 Will be reset during PH5 SW13
PH4 T5L	Two or more clocks, depending on /CNST/ Set flip-flop SW2 Enable signal BRPH4 If flip-flop SW2 is set: Set flip-flop IOFS Reset flip-flop SW2 Set flip-flop SW8	S/SW2 = (S/SW2) (S/SW2) = (FUAIO PH4) IOIR CNST + ... CNST = /CNST/ NIOPOP (IOCONST + ...) IOIR = NFF S/NIOR = IC IC = /IC/ R/NIOR = NFUAIO BRPH4 = (FAIO PH4) SW0 NSW2 S/IOFS = (S/IOFS) (S/IOFS) = FAIO PH4 SW2 + ... R/IOFS = (R/IOFS) R/SW2 = (R/SW2) (R/SW2) = FAIO PH4 SW2 S/SW8 = NRESET/A BRSW8 BRSW8 = (FAIO PH4) SW2 + ... R/SW8 = ...	Wait for /CNST/ to be returned through the IOP priority cable. /CNST/ is derived from IOCONST IOIR indicates that an interrupt is pending, i.e., the applicable device controller has raised interrupt call line /IC/ Sustain PH4 until flip-flop SW2 has been set Raise function strobe to device controllers Will be reset during PH5 SW13 Used to define the first two subphases in PH5
PH5 SW0 SW8 NSW7 T5L	One or more clocks long, depending on the state of flip-flop SW7 Enable signal BRPH5	BRPH5 = (FAIO PH5 SW0) NSW14 (NSW13 + ...)	Sustain PH5 during integral IOP sequence through subphase SW13
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW8 NSW7 T5L (Cont.)	Maintain flip-flop SW8 in the set state	S/SW8 = NRESET/A BRSW8 BRSW8 = FAIO PH5 SW8 NSW7 + ... R/SW8 = ...	Sustain subphase SW8 while flip-flop SW7 is in the reset state
	Set flip-flop SW7	S/SW7 = (S/SW7) (S/SW7) = FAIO PH5 SW8 NSW7 (FSL + AVO) R/SW7 = (R/SW7)	Wait for either an FSL or AVO response from the device controller system. FSL signifies that the device controller with an interrupt pending has responded to AIO FS. AVO signifies that the device controller which originally had an interrupt pending has in the meantime dropped its interrupt call
	Enable signal IODAX	IODAX = (R/IODA) (R/IODA) = FUAIO PH5 SW8 NSW7 + ...	Clear the IODA-register
	Enable signals AX/0 through AX/3	AX/0 thru AX/3 = AX + ... AX = AXRR + ... AXRR = NFF S/NAXRR = N(S/AXRR) (S/AXRR) = (S/AXRR/2) + ... (S/AXRR/2) = FUAIO PH5 SW8 + ... R/NAXRR = ...	Clear the A-register
	Reset flip-flop NIOFM	S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/2) + ... R/NIOFM = ...	Prepare to read IOP interrupt status from IOP fast memory register, area 00. IOFM selects IOP fast memory registers
PH5 SW0 SW8 SW7 T5L	One clock long Set flip-flops CC1 and/or CC2, if specified	S/CC1 = (FAIO PH5) SW8 SW7 NDOR + ... R/CC1 = (R/CC1) S/CC2 = (FAIO PH5) SW8 SW7 NIOR + ... R/CC2 = (R/CC2)	Setting of flip-flops CC1 and CC2 is controlled by conditions in the device controller with the interrupt pending
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW9 T5L (Cont.)	<p>Enable signal (S/SXA)</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop SW10</p>	<p>(S/SXA) = FAIO PH5 SW9 + ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/RW/2) + ...</p> <p>R/NIOFM = ...</p> <p>S/SW10 = SW9 STEP815 + ...</p> <p>R/SW10 = ...</p>	<p>Preset adder logic for A → S in PH5 SW10</p> <p>Select IOP fast memory registers</p> <p>Branch to SW10</p>
PH5 SW10 SW0 T8L	<p>One clock long (A0-A31) → (S0-S31)</p> <p>(S0-S15) → (RW0-RW15)</p> <p>Zeros → (RW2, RW3, RW4)</p> <p>(A2, A3, A4) → (A10, A11, A12)</p> <p>(FR0-FR7) → (A0-A7)</p> <p>Set flip-flop SW11</p>	<p>SXA = Adder logic set at PH5 SW9 SW0 clock</p> <p>NIOER8 = Reset at PH5 SW9 SW0 clock</p> <p>NIOFR9 = Reset at PH5 SW9 SW0 clock</p> <p>RWXS/0 = RWXS/1 = RW + ...</p> <p>RW = Set PH5 SW9 SW0 clock</p> <p>RW2 = S2 RWXS/0 N(FUAIO PH5 SW10)</p> <p>RW3 = S3 RWXS/0 N(FUAIO PH5 SW10)</p> <p>RW4 = S4 RWXS/0 N(FUAIO PH5 SW10)</p> <p>S/A10 = A2 IOAXST + ...</p> <p>IOAXST = IOINTST + ...</p> <p>IOINTST = FUAIO PH5 SW10 + ...</p> <p>S/A11 = A3 IOAXST + ...</p> <p>S/A12 = A4 IOAXST + ...</p> <p>R/A10-A12 = AX/1</p> <p>AXFR = FUAIO PH5 SW10 + ...</p> <p>AXZ = FAIO PH5 SW10 + ...</p> <p>S/SW11 = SW10 STEP815 + ...</p> <p>R/SW11 = ...</p>	<p>Transfer contents of A-register to the sum bus</p> <p>Transfer contents of sum bus to IOFM register, area OO</p> <p>Clear the old IOP interrupt status</p> <p>Align IOP interrupt status in A-register</p> <p>Transfer device controller address to the A-register</p> <p>Branch to SW11</p>
PH5 SW0 SW11 T5L	<p>One clock long (A0-A7) → (A24-A31)</p> <p>Set flip-flop SW12</p>	<p>AXAR24 = FUAIO PH5 SW11 + ...</p> <p>S/SW12 = SW11 STEP815 + ...</p> <p>R/SW12 = ...</p>	<p>Align device controller address in A-register</p>
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW8 SW7 T5L (Cont.)	(FR0-FR7) \rightarrow (IOFR0-IOFR7)	IOFRXFR = (FUAIO P5 8 7) + ... IOFRX = (FUAIO P5 8 7) + ...	Transfer device controller address to the IOFR-register. Information stored in this register is used to select the appropriate IOFM-register
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = (S/AXRR/2) + ... (S/AXRR/2) = FUAIO PH5 SW8 R/NAXRR = ...	Preset AXRR for transferring RR \rightarrow A in PH5 SW9
	Reset flip-flop NIOFM	S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/2) + ... R/NIOFM = ...	Select IOP fast memory registers
	Set flip-flop SW9	S/SW9 = SW8 STEP815 + ... STEP815 = NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15 NRESET/A R/SW9 = ...	Branch to SW9
PH5 SW0 SW9 T5L	One clock long (RR0-RR15) \rightarrow (A0-A15) If AV0, enable signal BRSW13 Set flip-flop RW	AXRR/0 = AXRR/1 = AXRR NAXRRINH AXRR = Set at PH5 SW8 SW7 clock IOFM = Set at PH5 SW8 SW7 clock NIOFR8 = Reset during previous operation NIOFR9 = Reset during previous operation BRSW13 = (FAIO PH5) SW9 AV0 + ... S/RW = (S/RW/1) (S/RW/1) = (S/RW) + ... (S/RW) = (S/RW/2) + ... (S/RW/2) = FUAIO SW9 PH5 + ... R/RW = ...	Transfer IOP interrupt status to the A-register Branch to SW13 Prepare to clear old IOP interrupt status
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW12 T5L	<p>One clock long</p> <p>(DA0-DA7) → (S0-S7)</p> <p>(S0-S7) → (A0-A7)</p> <p>Enable signal (S/SXA)</p> <p>If R field is not zero (NRZ), set flip-flop RW</p> <p>Set flip-flop SW13</p>	<p>SXDA = FUAIO PH5 SW12 + ...</p> <p>AXS/0 = AXS/4</p> <p>AXS/4 = AXS/2 + ...</p> <p>AXS/2 = FUAIO PH5 SW12 + ...</p> <p>(S/SXA) = FAIO PH5 SW12</p> <p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = FAIO PH5 SW12 NRZ + ...</p> <p>R/RW = ...</p> <p>S/SW13 = SW12 STEP815 + ...</p> <p>R/SW13 = ...</p>	<p>Transfer device controller interrupt status to the A-register</p> <p>Preset adder for A → S in PH5 SW13</p> <p>Prepare to transfer contents of A-register to private memory register R</p> <p>Branch to SW13</p>
PH5 SW0 SW13 T8L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31) (R)</p> <p>Reset flip-flop IOFS</p> <p>Reset flip-flop IOCONST</p> <p>Set flip-flop NIOIR</p>	<p>Adder logic set at PH5 SW12 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>RW = Set at PH5 SW12 clock</p> <p>R/IOFS = (R/IOFS) + ...</p> <p>(R/IOFS) = FAIO PH5 SW13</p> <p>R/IOCONST = (R/IOCONST) + ...</p> <p>(R/IOCONST) = FAIO PH5 SW13 + ...</p> <p>S/NIOIR = NIC + ...</p> <p>IC = /IC/</p> <p>R/NIOIR = NFUAIO</p>	<p>Transfer contents of A-register to private memory register R</p> <p>Drop function strobe</p> <p>Drop control strobe</p> <p>Clear interrupt pending condition when device controller drops interrupt call</p>
			Mnemonic: AIO (6E, EE)

(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH5 SW0 SW13 T8L (Cont.)	Enable signal BRPH9	BRPH9 = FAIO PH5 SW0 SW13 NVALST + ... NVALST = NFUSIO + ...	Instruction complete branch to PH9 SW0
PH9 SW0 T5L	One clock long (B0-B31) → (S0-S31) (S15-S31) → (P15-P31) Set flip-flops MRQ and DRQ	SXB = PXSXB NDIS PXSXB = NFAFL NFAMDS PH9 PXS = PXSXB + ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = PXSXB NINTRAP2 + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + (S/DRQ/2) + ... (S/DRQ/2) = PH9 + ... R/DRQ = ...	Transfer next instruction address to P-register Prepare to read next instruction from core memory Inhibits transmission of another clock until data release is received from core memory
PH10 SW0 DR	Reset flip-flop SW0 ENDE functions	R/SW0 = (R/SW0) (R/SW0) = RESET/A + ... RESET/A = CLEAR + ... CLEAR = PH10-E + ...	
			Mnemonic: AIO (6E, EE)

3-83 GLOSSARY OF TERMS

Glossaries of signal names for the CPU, Floating-Point, and Memory are listed in tables 3-93, 3-94, and 3-95, respectively. These glossaries define the main signals used in the Sigma 5 system. The glossary signals are identical to those found in the Sigma 5 logic equations (SDS drawing number 133263) except that the signals in the logic equations may be suffixed by a dash, followed by a number or letter. This suffix defines the driver used in the hardware and does not affect the signal logically. Other prefixes, suffixes, and conventions used in both the signal glossaries and the logic equations are shown below.

Prefixes

- N Not. Same as bar or overscore
- S/ Set input to flip-flop
- R/ Reset input to flip-flop
- C/ Clock input to flip-flop
- E/ Erase input to flip-flop (dc reset)
- F/ Force input to flip-flop (dc set)
- W/ Data write input to high-speed memory
- L/ Address line to high-speed memory
- K/ Read/write control to high-speed memory

Suffixes

- / Related logic signal. Example: XX/B is a logic signal related to logic signal XX
- W Usually means "one"
- Z Usually means "zero"
- U or /U "Upper" bit positions (47-71). Floating-point only
- L or /L "Lower" bit positions (0-31). Floating-point only

Symbols and Conventions

- ⇒ Implies
- Transfer to
- ↗ Clock transfer to
- /XX/ Cable signal

Table 3-93. Glossary of CPU and Integral IOP Signals

Signal	Definition
A0-A31	Bits 0 through 31 of A-register
A00	One-bit extension to most significant end of A-register
A0L-A7L A21L-A31L	Logic used for setting up bootstrap program during the time the LOAD switch is activated
A31XP32 A31XP33	P32 to be transferred to A31 P33 to be transferred to A31
ABO	Abort requested memory operation, and trap to location X'40'
/ABOC/	Abort signal to memory
ABOT	Abort timing pulse from delay line 2 (DL2/110)
ACCL/1 ACCLG	AC clock pulse derived from DL1 AC clock generate. Buffered latch used to retain clock pulse as it comes out of DL3 until another clock pulse is started down DL1
ADBDB	Arm and disable or disable interrupts
ADC3	Downcount A-register; begin looking at A3
ADMATCH	Address match between KSP15-31 and P15-31
ADNH	Memory address not here flip-flop
ADNHCL	Memory address not here clock. Timing pulse derived from DL3. Implies that sufficient time has elapsed for memory to have recognized the address
ADNHL	Logic term used for setting ADNH flip-flop
AEADB	Arm and enable or arm and disable interrupts
AEENLE	Arm and enable or enable or load enable interrupts
AH	Memory address here signal
(NAH AHCL)	Memory address not here and address recognition time
/AHC/	Memory address here signal from port C
AIB	Control flip-flop used in interrupt logic. Used during enter-active and leave-active interrupt level states

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
AIE1	Control flip-flop used by interrupt logic. Used when interrupt level enters active state
AIE2	Control flip-flop used by interrupt logic. Used when interrupt level leaves active state
/AIO/	Acknowledge IO interrupt request
ALARM	Flip-flop which causes AUDIO indicator to go on if COMPUTE switch is set to RUN and AUDIO switch is ON
AM	Arithmetic trap mask bit. Part of PSW1
AM/L	ARITH TRAP light indicator on PCP panel
ANLZ	Analyze
(ANLZ IA)	Analyze and indirect address
AR	Memory address release signal
/ARC/	AR from part C
ARE	Action-response signal from interrupt logic. Notifies CPU that action to interrupts has been accepted, and CPU can start clock and continue. Used in conjunction with CEINT
ARMCTR	Arm counter interrupts
ARMIO	Arm IO interrupts
ARMOVD	Arm override interrupts. Note that basic interrupts are divided into override, counter, and IO groups
/ASC/	Acknowledge service call
AUC3	Upcount A-register. Begin looking at A3
AUDIO	Signal sent to PCP speaker
AUDIO/L	AUDIO indicator on PCP panel
AVO	Available output priority signal. Generated when a function is not accepted
AX	Reset A-register. Overridden if a set term is present
AXAL8	Shift A-register left eight places
AXAR16	Shift A-register right 16 places (similarly AXAR8, AXAR24)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
AXCC	Condition codes transferred to A-register: $CC_{1-4} \rightarrow A_{28-31}$, $CCZ \rightarrow A_{27}$ $CCZ \Rightarrow CC1 + CC2 + CC3 + CC4 = 0$
AXDIO	Transfer DIO data to A-register
AXFC	Transfer condition codes and floating control to A_{24-31}
AXFR	Transfer function response lines (FRn) to A-register
AXK	Transfer data switches (KSn) from PCP to A-register
AXLOAD	Logic term used to enable data to A-register during load procedure
AXMC	Transfer macro-counter (MC) to A-register: $MC_{0-7} \rightarrow A_{0-7}$
AXNR	$NR_{28-31} \rightarrow A_{28-31}$
AXPARITY	Transfer memory fault indicators to A-register: $MFL_{0-7} \rightarrow A_{24-31}$
AXPSW1	Transfer PSW1 to A-register
AXPSW2	Transfer PSW2 to A-register
AXR	$R_{28-31} \rightarrow A_{28-31}$
AXRR	$RR_{00-31} \rightarrow A_{00-31}$
AXRRINH	Inhibit RR to A transfer, or inhibit reading fast memory
AXS	Transfer sum bus to A-register
AXSL1	Transfer sum bus shifted left one position to A-register
AXSR1	Transfer sum bus shifted right one position to A-register
AXTR	$TR_{28-31} \rightarrow A_{28-31}$
AXZ	Put all zeros into the A-register
B0-B31	Bits 0 through 31 of B-register
B0001EN/1	Enables the two upper bits of B during multiply and double register shift
B0031Z	B0 through B31 contain zeros

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
(B31-BC31)	(B31 ⊕ BC31)
BC31	One-bit extension to least significant end of B-register
(BC = 1)	Byte count equals one
BC0, BC1	Byte count flip-flops
NBCDC0 BCDC1	Logic used for decrementing byte counter
NBCX	Logic used to reset byte counter
BCZ	Contents of byte counter equal zero
NBR	Not branch. When high allows a binary progression from one execution phase to the next (e.g., PH6 to PH7, PH1 to PH2)
BRP	Flip-flop used to keep track of location of program address. BRP = 1, program address in P-register BRP = 0, program address in B-register
BRPCP1 BRPCP5	Branch to PCP1 and PCP5, respectively
BRPH1	Branch to PH1
BRPHn	Branch to PHn
BRPRE4	Branch to PRE4
BRSW8	Branch to SW8
BRSWn	Branch to SWn
BX	Reset B-register
BXB-0 BXB-1	Logic which effects $B_{0-15} \xrightarrow{B_{0-15}} B_{0-15}$. Useful at BXP time
BXBGND-2 BXBGND-3	Inhibit transfer of $B_{16-31} \xrightarrow{B_{16-31}} B_{16-31}$. Used in conjunction with BXB, BXP
BXBL1	Shift B left one position
BXBR2	Shift B right one position
BXFP	Transfer $FP_{00-31} \xrightarrow{B_{00-31}} B_{00-31}$. FP ⇒ floating-point
BXP	Transfer (P) to B
BZC	Busy signal generated by counter interrupt group
BZI	Busy signal generated by IO interrupt group
BZO	Busy signal generated by override interrupt group

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
N(R/CC)	(R/CC) ⇒ Reset CC_{1-4}
CC1, CC2, CC3, CC4	Four-bit condition code register. Part of PSW1
CCXRWD	Enable setting of sense switches to be used to set condition codes. $KSS_{1-4} \xrightarrow{CC_{1-4}}$
CCXTRACC	$TRACC_{1-4} \xrightarrow{CC_{1-4}}$
CCZ	Contents of condition codes equal zero
CEINT	Flip-flop used to inhibit clock enable (CLEN). Used in conjunction with interrupts and watchdog timer. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt processing, CEINT inhibits clock until ARE is received from interrupt logic
CIF	Inhibit counter interrupt group flip-flop. Part of PSW2
CK-n	(CK-n) ⇒ fast-memory clock. n is a point of distribution of fast-memory clock
CK/n	Logic name given to the output of a fast-memory clock driver, where $1 \leq n \leq 12$
CL-n	(CL-n) ⇒ CPU ac clock. 01E01 is a point of distribution of CPU ac clock
CL/n	Logic name given to CPU ac clock driver, where $1 \leq n \leq 12$
CLEARMEM	Write zeros throughout core memory. KCPURESET and KSYSR must be activated simultaneously for CLEARMEM to be true
CLEN	Clock enable. Must be true for an ac clock to be generated in delay line
CLFP/n	Ac clock for floating point. FP ⇒ floating point. $1 \leq n \leq 12$
CLIS	1 mc clock transmitted to external IOP
CNA, CNB	Control flip-flops used in basic interrupt logic. Used during write direct mode of communication with basic interrupt logic

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
CNLK	Flip-flop used as interlock so that only one interrupt request can be made for each time the interrupt button on the PCP is activated
CNLN7 CNLN8	Address lines generated by counter interrupt group
CNST	Control strobe generated for use by the IOP
COND1 COND2	Data used to set CC1 and CC2. IOP generates COND1 and COND2 to indicate whether or not an instruction is acceptable
CPUL1, CPUL2, CPUL3, CPUL4	Flip-flop outputs used to set IS2, IS3, IS4, and IS5. IS2-IS5 correspond to the count pulse interrupt levels of the override group
/CPURST/	Reset signal used by external interrupts
NCROSSCL	This term being low will inhibit CPU ac clock, because crossover clock has been requested
CROSSADD	Crossover address. Fast memory register has been addressed
CROSS	Combination of CROSSADD and memory request has been made
CROSSDCL	Crossover clock taken from DL1 (DL1/170)
CROSSD	Disables ac clock
CROSSEN	Crossover enable. Enables LR \rightarrow P
CROSSEN	Enable crossover read
CXMB	Enable memory bus (MB) to C-register
CXRR	Enable fast memory register data to C-register
CXS	Enable sum bus data to C-register
D0-D31	Bits 0 through 31 of D-register
DA0-DA7	Data lines between IOP and device controller
DAP	Odd parity line between IOP and device subcontroller
DARM	Disarm selected levels in basic interrupt (pertains to all three groups)
DASW4	(DATAIN + DATAOUT) NSW4
DAT16-DAT31	16 bits of data presented to interrupt logic during write direct mode

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
DATAIN	IOP has been requested to read data
DATAOUT	IOP has been requested to write data
DCCL/1	Clock to be used on C-register. Used in HOLDC logic
DCSTOP	Signal to stop CPU if address switches match memory address, and KADDRSTOP switch is on
DG	Data gate signal from memory
DIO0-DIO54	Direct input/output lines. (See Interface Design Manual for purpose of individual lines)
DIOEXIT	Direct input/output exit signal
DIOFS	Direct input/output function strobe
DIOIND	Direct input/output indicator. Used to enable DIO51 and DIO52 to set CC3 and CC4
DIOT1, DIOT2, DIOT3	Flip-flops used to accept FSA and generate DIOIND and DIOEXIT
DIOWD	Signifies that direct input/output function is a Write Direct
DIOX	Reset DIO register bits 0 through 31
DIOXB	Reset DIO register bits 32 through 47
DIOXDIO	Enable direct input/output data lines to DIO-register
DIOXS	Enable sum bus to DIO-register
DIS	Display. Allows a register other than the sum bus to be displayed
DIT/1	Divide iteration signal
DIVOVER	Divide overflow
DL1/040	40 nsec tap on delay line 1
DL2/050	50 nsec tap on delay line 2
DL3/080	80 nsec tap on delay line 3
DM	Decimal trap mask bit
DOR	Data order request. DOR = 1 implies order, DOR = 0 implies data. During an instruction, DOR is used to set condition code 1
DR	Data release from core memory

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
DR/1	Data release latch. Used to force a data release for crossover, to force a data release if address not here (ADNH), and to save DR if DR is received from memory before DRQ has been set
/DRC/	DR from memory port C
DRQ	Data request flip-flop (data from memory)
DRQAC	Combination of DRQ and ac clock. Hold term for DR/1 latch
DX	Reset D-register
DXC	Transfer C-register to D-register
DXCL1	Transfer C to D left one bit position
DXDR8	Shift D right eight places
DXS	Transfer sum bus to D-register
DXZ	Put all zeros into the D-register
ECPUL1, ECPUL2, ECPUL3	External count pulse (CPUL) request to count pulse interrupt levels 1, 2, 3
ED	End data line. Indicates last data or order byte is being transmitted
EI	External interrupt inhibit flip-flop. Part of PSW2
ENCNTR	Enable counter interrupt group request
ENIO	Enable IO interrupt group request
ENOVRD	Enable override interrupt group request
ENDE	End of execution
/ENXSTRI/	Enter exit strobe. Pertains to interrupt logic
/ES/	End service line. Indicates last byte of service is being transmitted
EWDM	Enable write direct mode. Pertains to interrupt logic
EXC	Execution flip-flop. Set when preparation phase is entered
FAADD	Family of Add instructions
FAARITH	Family of Arithmetic instructions
FABRANCH	Family of Branch instructions
FABYTE	Family of Byte instructions
FACAL	Family of Call instructions

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
FACOMP	Family of Compare instructions
FADIV	Family of Divide instructions
FADIVH	Family of Divide Halfword instructions
FADW	Family of Divide Word instructions
FAFL	Family of Floating point instructions
FAHW	Family of Halfword instructions
FAILL	Family of Illegal instructions
FAIM	Family of Immediate instructions
FAIO	Family of Input/Output (IO) instructions
FALCF	Family of Load Conditions and Floating Control instructions
FALCFP	FALCF or Function of Load Register Pointer
FALOAD	Family of Load instructions
FALOGIC	Family of Logic instructions
FAMDS	Family of Multiply, Divide, or Shift instructions
FAMDST	IFAST/L or IFAMDS
FAMT	Family of Modify and Test instructions
FAMUL	Family of Multiply instructions
FAMULNH	Family of Multiply-not-halfword instructions
FANIMP	Family of Nonimplemented instructions
FAPRIV	Family of Privileged instructions
FAPSD	Family of Program Status Doubleword instructions
FARWD	Family of Read Direct/Write Direct instructions
FASEL	Family of Select instructions
FASH	Family of Shift instructions
FASTABORT	Family of Store Abort instructions
FAST/L	Family of Pull Word, Pull Multiple, Load Multiple instructions
FAST/S	Family of Push Word, Push Multiple, Store Multiple instructions
FAST/A	Family of Pull or Push Word, Pull or Push Multiple instructions
FAST/B	Family of Load Multiple or Store Multiple instructions

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
FASTORE	Family of Store instructions
FASUB	Family of Subtract instructions
FAW	Family of Word instructions
FAWORDW	Family of Word or Doubleword instructions
FCXS	Transfer sum bus to condition code flip-flops and floating control flip-flops
FL1, FL2, FL3	Flag register
FMCL	Fast memory clock
FNC0, FNC1, FNC2	Function lines to IOP. (See Interface Design Manual for coding of lines)
FNF	Normalize mask bit, part of PSW1
FNL0, FNL1, FNL2	Function lines to interrupt logic. Decoded to determine function requested by write direct instruction
FNORM	Floating point normalize
FORCL	Force clock
FORCLEN	Force clock enable
FORCLG	Force clock gate signal
FP0-FP31	Floating point data lines 0 through 31
FPCLEN	Floating point clock enable
FPCON	Floating point connect
NFPOPTION	Not floating point option
NFPRR	Not floating point result ready
NFPXS	FPXS. Transfer sum bus to floating-point box
FR0-FR7	Function response lines. Pertains to IOP
FS	Function strobe
FSA	Function strobe acknowledge
NFSHEX	Not floating shift exit
FSL	Function strobe leading acknowledge
FUAIO	Function of AIO
FUANLZ	Function of Analyze
FUAWM	Function of Add Word to Memory
FUBAL	Function of Branch and Link
FUBCR	Function of Branch on Conditions Reset
FUBCS	Function of Branch on Conditions Set

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
FUBDR	Function of Branch on Decrementing Register
FUBIR	Function of Branch on Incrementing Register
NFUCS	Not Function of Compare Selective
FUDW	Function of Divide Word
FUEXU	Function of Execute
FUINT	Function of Interpret
FULAD	Function of Load Absolute Doubleword
FULRP	Function of Load Register Pointer
FUMH	Function of Multiply Halfword
FUMI	Function of Multiply Immediate
FUMMC	Function of Move to Memory Control
FUMSP	Function of Modify Stack Pointer
FUMTHOVER	Function of Modify and Test Halfword Overflow
FUMTSIGN	Function of Modify and Test Sign adjustment
FUPLW	Function of Pull Word
FUPLM	Function of Pull Multiple
FUPSW	Function of Push Word
FUS	Function of Shift
FUSF	Function of Shift Floating
FUSIO	Function of SIO
G0-G31	Generate terms from adder
G00	Extension to most significant end of generate logic
/GATCLK/	Gated clock. Used by external interrupts
GCLK	Gated clock. Used by basic interrupts
GND1101	Ground signal on frame 1, row 1, module location 01
GND2110	Ground signal on frame 2, row 1, module location 10
/GPADR0/- /GPADR3/	Group address data. Defines which external chassis of interrupts is addressed by WD instruction
GRP0	Group 0 (basic interrupts)
GXAD	Generate AD

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
GXAND	Generate AND
GXNAD	Generate NAD
HALT	Flip-flop that causes CPU to stop in PCP2 (PCP2 = idle phase)
/HBZC/	Busy signal transmitted by override group to interrupts of lower priority
/HBZI/	Busy signal transmitted by counter group to interrupts of lower priority
/HBZE/	Busy signal transmitted by I/O group to interrupts of lower priority
/HIO/	Halt I/O
/HOF/	Halt on parity error signal transmitted to memory
HOLDC	Hold term used on C-register latches
/HRQBZC/	Higher requesting or busy signal transmitted by override group
/HRQBZI/	Higher requesting or busy signal transmitted by counter group
/HRQBZE/	Higher requesting or busy signal transmitted by I/O group
/HRQBZI/	Higher requesting or busy signal transmitted by counter group
IA	Indirect address
IAC	Leave active state signal to counter group
IBI	Leave active state signal to I/O group
IBO	Leave active state signal to override
IC	Interrupt request from internal I/O
IEC	Enter active state signal to counter group
IEI	Enter active state signal to I/O group
IEO	Enter active state signal to override group
IEN	CPU interrupt enable
IFAM	IFAST/S or IFAST/L or IFAMDS
IFAMDS	(FAMDS and NIPH10) or PCP2
IFAST/L IFAST/S	(FAST/L and NIPH10 and NPCP2)
II	Inhibit I/O interrupt group, part of PSW2

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
IN0-IN15	Enable flip-flops contained in basic interrupts
INDX	Index
INHXWD	Transfer write direct data to interrupt inhibit bits
INT	Interrupt request flip-flop used by CPU logic
INT0-INT8	Interrupt subroutine address lines received by CPU from interrupt logic
INT9	Interrupt request received by CPU from interrupt logic
INTRAP, INTRAP1, INTRAP2	Interrupt/trap sequence phase flip-flops
K/IOMn	Where $0 \leq n \leq 4$. Clock to IO fast memory where $1 \leq m \leq 4$
L/IOMn	Address lines to IO fast memory
w/IOMn	Data lines to IO fast memory
IOACT	Internal IO active
IOAXST	Align I/O status in A-register
IOBO	Abort IO operation. No recognition due to AVO
IOCON	Internal I/O connect
IOCONST	I/O control strobe
IODA0- IODA7	I/O data register. Used for terminal order data out and regular data out
IODAP	Parity bit for IODA-register
IODAX	Clear IODA-register
IODAXA	Transfer A-register to IODA-register
IODC	I/O data chain
IOEN	I/O enable. Goes true when permissible for I/O to interrupt CPU
IOEN6	I/O enable during execution PH6
IOENIN	IO is enabled and FSL has been received
IOFF	Power-off interrupt request from power fail-safe monitor
IOFM	I/O fast memory. True when reading from or writing to internal I/O fast memory

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
IOFR0-IOFR9	I/O function response register. Outputs decoded to define fast memory address
IOFRX	Clear IOFR-register
IOFRXA	Transfer A to IOFR
IOFRXFR	Transfer FR to IOFR
IOFS	I/O function strobe
IOIN	I/O in. Accepts FSL
IOINH	Inhibit I/O, because of ABORT, processing INTRAP sequence, or ADNH
IOINTST	Used to align interrupt status in A-register, status was returned in response to an AIO instruction
IOIR	Flip-flop that receives interrupt call (IC) from internal IOP. IOIR is put on IR line through a cable driver. IR is used to set common I/O interrupt level in basic interrupt chassis
IOLN7- IOLN8	Interrupt address lines 7 and 8 brought high by I/O interrupt group
/IONEN/	ION enable. Power-on enable from power fail-safe monitor
/IONN/	Power-on signal from power fail-safe monitor
IOPA0-IOPA2	IOP address lines 0, 1, and 2
IOPADD	Internal IOP is addressed
IOPC	IO parity check
NIOPEX	No external IOP in system
IOPG	IO parity generator on most significant byte of A-register
IOPH0-IOPH3	Internal IO phases 0 through 3
IOPOP	Internal IOP is plugged in
IOR	Input-output line during IOP service. IOR = 1 output, IOR = 0 input
IORB	I/O read backward
IOSC	Internal IO service call flip-flop
IOTRIN	I/O transfer-in-channel
IOWD	Watchdog Timer runout during I/O operation
IPO-IP15	Sixteen arm flip-flops of basic interrupt logic

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
IPH10	IOSC interrupted CPU during execution PH10
IR	IOP interrupt request. Used to set common IOP interrupt level in basic interrupt
ISO-IS15	Sixteen request flip-flops of basic interrupt logic
NISIN0	N(ISO IN0)
NISNIPO	N(ISO NIPO)
IX	Index flip-flop
IXAL	Index alignment flip-flop
K0-K31	32 carry bits of sum bus
K00	Extension to most significant end of carry logic
KADDRSTOP	Address stop signal from PCP panel
NKAHOLD	Not address hold
KAS/1 NKAS/2 NKAS/B	If KAS/1 is true and NKAS/2 is false, one of the following PCP switches is activated: DATA ENTER, DATA CLEAR, STORE SELECT ADDR, STORE INSTR ADDR, INSERT PSW1, INSERT PSW2, COMPUTE STEP, COMPUTE RUN, DISPLAY SELECT ADDR, DISPLAY INSTR ADDR, INSTR ADDR INCREMENT, or LOAD. If NKAS/B is true, none of the above listed switches are activated
KC	Signal from PCP, low during no clock or continuous clock
NKC/B	Signal from PCP, high during no clock or continuous clock
KCLEAR/B	Data clear signal from PCP
KCLRPSW1	Clear PSW1 signal from PCP
KCLRPSW2	Clear PSW2 signal from PCP
NKCLRPSW/B	Not clear PSW signal from PCP
KCONT	True if PARITY ERROR MODE switch is in CONT position
KCPURESET	True if CPU RESET switch is activated
KD	True if REGISTER DISPLAY switch is ON and CLOCK MODE switch is not in CONT position
NKDI	True if REGISTER SELECT switch is not in the EXT position

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
KDISPLAK/B	Display contents of SELECT ADDRESS switches
KDISPLAQ/B	Display contents of INSTRUCTION ADDRESS indicators
KENTER/B	Enter data signal
KFILL/B	True if LOAD switch is activated
KHOP	Halt on parity error
KINCRE/B	Increment instruction address
KINLVSEL	True if INTERLEAVE SELECT switch is in the DIAGNOSTIC position
KINTRP	True if INTERRUPT switch is activated
KIORESET	True if I/O RESET switch is activated
KPSW1/B	True if INSERT PSW1 switch is set
KPSW2/B	True if INSERT PSW2 switch is set
KRUN	True if COMPUTE switch is in RUN position
KS0-KS31	32 DATA switches, true if particular switch is in the 1 position
KSC	Low during CONT CLOCK
KSP15-KSP31	17 SELECT ADDRESS switches, true if particular switch is in the 1 position
KSS1-KSS4	SENSE switches, true if particular switch is in the 1 position
KSTEP/B	True if the COMPUTE switch is in the STEP position
KSTORK/B	Store in SELECT ADDRESS location
KSTORQ/B	Store in INSTRUCTION ADDRESS location
KSXA, KSXB, KSXC, KSXD, KSXS	REGISTER SELECT switch signals, select A, B, C, D, or sum bus
KSYSR	True if SYSTEM RESET switch is activated
KUA21-KUA31	True as a function of UNIT ADDRESS switch
KWDTR	True if WATCHDOG TIMER switch is in the OVERRIDE position
/LB15/-/LB31/	Address lines to core memory
LCK0-LCK1	Write lock decoding used to cause abort
LEVACT	Leave Active State signal to interrupt logic

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
LEVARM	When exiting an interrupt level, leave level in armed state
LIN00-LIN08	Nine address lines associated with an interrupt request to CPU
LINREQ	Interrupt request from external interrupts
LIO3-LIO7	Address lines to internal I/O fast memory
LK0, LK1, LK2, LK3	Signals which are decoded to define a particular location in fast memory which is used for write lock data
K/LKn	Where $0 \leq n \leq 3$. Clock to fast memory used for write lock data
W/LKn/m	Where $0 \leq n \leq 3$, $m 0 \leq 5$. Write data lines to write lock fast memory
LOCK0-LOCK7	Data output from write lock fast memory modules
LOCKW	Enable clock to fast memory write locks
/LR23/-/LR31/	Address lines to CPU fast memory
LRXD	Transfer $D_{12-14} \rightarrow LR_{29-31}$, where D_{12-14} equals index register selection
LRXR	Transfer $R_{28-31} \rightarrow LR_{28-31}$
LRXZ	Put all zeros into the LR lines
MASTER	Flip-flop denoting slave mode when MASTER = 0
NMB0CRO-NMB3CRO	CRO \Rightarrow memory address is a crossover address or address of fast memory register. MB0-MB3 \Rightarrow Bytes 0 through 3. NMB0CRO being low, implies write byte 0 data in fast memory
MBXS	Transfer sum bus to memory bus (MB) data lines
MB0-MB31	Memory data bits 0 through 31
MC0-MC7	Eight-bit macro-counter, used to keep record of multiply iterations, etc.
MCDC3, MCDC7	Decrement macro-counter. If MCDC3 is true, macro-counter will be decremented by 10_{16} . If MCDC7 is true, macro-counter will be decremented by one
MCX	Clear macro-counter
MCXNPL1	Transfer NP left one to MC (i.e., NP26 \rightarrow MCI)
MCXPL2	Transfer P left two to MC (i.e., P26 \rightarrow MC0)

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
MCXS	Transfer $S_{0-7} \rightarrow MC_{0-7}$
MCZ	Contents of macro-counter equal zero
MFL0-MFL7	Memory fault lights 0 through 7
MFR	Memory fault reset signal
MIT	Multiply iteration signal
/MQC/	Memory request to port C
/MR/	Memory reset signal
MRC	Flip-flop set if memory request out. If DRQ set and no memory request was made, NMRC = 1, in this case DRQ. NMRC generates CLEN
MRCL	Memory request clock
MRQ	Memory request flip-flop set by CPU
MRQP1	Flip-flop which causes DRQ to be set on clock following the clock which set MRQ
MUSIC	Flip-flop used to drive speaker on PCP panel
/MW0-/MW3/	Write byte lines to core memory
O1-O7	Seven-bit opcode register
ODINST	Order-in status enable
OL0-OLF	Decode of bits 4 through 7 of opcode register (O lower)
ORAB	Override memory requests to ports A and B, giving highest priority to port C
ORDERIN, ORDEROUT	Order in, order out. Applicable during internal IOP operations
ORDSW4	Implies order or switch 4 (SW4). SW4 \Rightarrow data chain
OU0-OU7	Decode of bits 1 through 3 of opcode register (O upper)
OVERIND	Overflow indicator flip-flop
OVLN6-OVLN8	Interrupt address lines 6, 7, 8 driven by override interrupt group
OX	Clear O-register
OXC	Transfer $C_{1-7} \rightarrow O_{1-7}$
P15-P31	Seventeen-bit address register
P32-P33	Two additional bits of address registers, used for byte count, etc.

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
P32HOLD, P33HOLD	Hold P32 and P33 at their current value
PARITYOK	Parity OK signal from memory port C
PBAHOLD	Hold byte address in P32 and P33 at current value
PC	Parity check signal received by internal IOP from a device controller
PCP1-PCP6	Processor control panel phases 1 through 6
PCPACT	Processor is active in PCP phases
PDC18, PDC22, PDC25, PDC29	Decrement P counter. PDC18 explained as follows: P19-P33 = 0, then decrement P15-P18 by one
PE	Parity error from memory port C
PEINT	Flip-flop which accepts PEM and is used to set parity error interrupt level
PEM	Parity error in memory latch
PH1-PH10	CPU execution phases 1 through 10
/POKC/	Parity OK from C port. Used to generate PARITY OK signal
PON	Power-on request to power-on interrupt level
PR	Proceed signal from external IOP
PRO-PR31	Propagate signals for sum bus
PROO	Extension to most significant end of propagate logic
/PRC/	Proceed signal on cable. Used to generate PR
PRE1-PRE4	CPU preparation phases 1 through 4
PREIO	Preparation for IO service
PREOPER	Signal true for those instructions which require reading contents of effective address
NPREP	CPU not in PRE1, 2, 3, or 4
PRETR	PRE-TRAP. Flip-flop denoting when CPU may TRAP out of preparation phases
PRI	Proceed signal
PROBEOVER	Probe for overflow
PROBOVER/H	Probe for overflow, halfword

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
PRXAD	Enable propagation of AD
PRXAND	Enable propagation of AND
PRXNAD	Enable propagation of NAD
PRXNAND	Enable propagation of NAND
PSW1XS	Transfer sum bus to PSW1
PSW2XS	Transfer sum bus to PSW2
PUC18	Upcount P-register. Add one to bit 18 level of P-register
PULLUP	Source is a terminator. Provides additional drive input to clock drivers
NPX	Not clear P-register
PXINT	Transfer interrupt address to P-register. Also used as source of enter active state signal to interrupt logic
PXK	Transfer address switches to P (i.e., store select address, display select address)
PXS	Transfer sum bus to P-register
PXSXB	Transfer B to P via the sum bus
PXTR	Transfer TRAP address to P
RO	Interrupt level 0 requesting service
R2	Interrupt level 2 requesting service
NR01	Interrupt levels 0 and 1 are not requesting service
NR23	Interrupt levels 0 through 3 are not requesting service
R28-R31	Four-bit R-register. Used to retain the R field of instructions
RDC31	Decrement contents of R-register
RDXMFI	Read and reset MEMORY FAULT indicators
REIP1	Interrupt level 1 is requesting service. Level 0 is not active or requesting
REIP3	Interrupt level 3 is requesting service. Levels 0 through 2 are not active or requesting
REN	Reset enable flip-flops signal to interrupt logic
REU	Register extension unit
RIO	Reset I/O

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
RP24-RP27	Four-bit register pointer (RP) register
K/RPOB0	Clock signal to CPU internal fast memory, byte 0
L/RPOB0	CPU internal fast memory address line
W/RPOB0	CPU internal fast memory data write line
RRO-RR31	CPU internal fast memory read data lines
RPXS	Transfer sum bus to register pointer (RP) register
RQBZC	Requesting or busy signal from counter interrupt group
RQBZI	Requesting or busy signal from I/O interrupt group
RQBZO	Requesting or busy signal from override interrupt group
/RRW0/- /RRW31/	Read/write data signals on cable from CPU to internal fast memory
RS	Request service strobe
RSA	Request service acknowledge
RSCLN	RS clock enable
/RST/	Reset signal to internal IOP
RTC	Real-time clock signal. Generated by power monitor
RTO9	Request terminal order
RUC31	Upcount R_{28-31}
RW	Write signal to fast memory
RW0-RW31	Write-data lines to internal CPU or internal IOP fast memory
RW15XZ	Zero RW15
RX	Clear R_{28-31}
RXC	Transfer C to R_{28-31}
RXS	Transfer sum bus to R_{28-31}
RZ	Contents of R_{28-31} equal zero
RWB0-RWB3	Read/write byte lines to fast memory
S0-S31	32 sum bus bits
NSCINH	Not service call inhibit
SC	Service call

(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
SCL	Single clock latch
SFT	Shift
SGTZ	Sum greater than zero
/SIO/	Start IO
SPIM	Sign-pad immediate. Extend sign of data for immediate instructions
SPW	Sign-pad with ones
SPZ	Sign-pad with zeros
SR8, 9, 10, 11, and 13	Set term to IS flip-flops of interrupt levels 8, 9, 10, 11, and 13, respectively
/ST/	Start signal from power monitor
START	Derived from /ST/
STEP815	Signal which allows switches to progress in a binary fashion from SW8 through SW15
STRAP	SET-TRAP signal caused by watchdog timer runout
SW0-SW15	16 switch signals which help to define certain states of the CPU
SWK1, 2, 3, 4, 5, 6, 12	Logical decoding of functions performed by the PCP switches
N(S/SXAEORD)	Not transfer the exclusive OR of A and D to sum bus
N(S/SXAMD)	Not transfer (A minus D) to sum bus
N(S/SXAORD)	Not transfer (A or D) to sum bus
N(S/SXAP1)	Not transfer (A plus one) to sum bus
SXBF	SXB flip-flop
SXB	Transfer B to sum bus
SXDA	Transfer DA data lines to sum bus
NSYSR	Not (system reset or start)
T5, T8, T11	CPU clock pulses. Nominal values: T5 = 220 nsec T8 = 290 nsec T11 = 420 nsec
T5EN	Enable T5 clock pulse
T8EN	Enable T8 clock pulse (T11 is automatically selected if T5 or T8 are not enabled)
/TDV/	Test device
/TIO/	Test I/O

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
TESTS	Signal which enables the testing of the contents of the sum bus
TODATA	Terminal order data
TORDIN	Terminal order in
TR28-TR31	Four-bit TRAP address register
(R/TR)	Reset TR-register
TRACC1-TRACC4	Four-bit TRAP accumulator register. Holds least significant hex digit of call instruction trap address, as well as data for setting CC1-4 for certain bytes of TRAP conditions
TRAP	Flip-flop which is set when CPU attempts to perform an illegal operation
TRIG	Enable signal which gates the setting of IS flip-flops (TRIG \Rightarrow trigger)
VALST	Valid start
VDATAIN	Valid data in
VORDER	Valid order
WAIT/L	Wait indicator on PCP panel
WCT1-WCT6	Six-bit flip-flop register used for watchdog timer accumulator
WDINT	Internal write direct
WDTA	Flip-flop set when watchdog accumulator has reached the length of time when an operation should have been completed
WDTR	Watchdog timer reset. One of the terms used to set WDTRAC
WDTRAC	Reset watchdog timer accumulator. This allows count to start over
WK0-WK1	Write key flip-flops
ZXX	Set IOWD because watchdog timer ran out during an I/O operation
128KC	128 kilocycles per second clock
n KC	n kilocycles per second clock
1 MC	1 megacycle per second clock
N1MCS	Clock pulse formed from the combination of N1MC 2MC
500 CPS	500 cycles per second

Table 3-94. Glossary of Floating Point Signals

Signal	Definition
A47-A31	A-register (57 bits, multipurpose)
A2831XB	B3128 \rightarrow A2831 (for postnormalizing in multiply - see AXSL4)
A4851Z	A4851 = 0 (for normalization logic)
A5255Z	A5255 = 0 (for normalization prediction logic)
ALM	Right align memory operand [augend (EW) in ADD/SUB]
ALR	Right align register operand [addend (R) in ADD/SUB]
ASN	A-register is simple-normalized: $\left. \begin{array}{l} \text{i.e., } 1/16 \leq A < 1 \\ \text{or } -1 \leq A < -1/16 \end{array} \right\} \text{ (A47 thru A51 are not equal to one another)}$ or forced high if FN = 1 in add/sub (when interrogated) to inhibit normalization
ASPP	Add/subtract preparation (mantissas are aligned, therefore prepare to add or subtract)
AX	Enable A4731 (via -U, /L - see below)
AXL	Enable A0031 only
AX-U	Enable A4771 (= AX)
AX/L	Enable A0031 (= AX + AXL)
AXFP	FP0031 \rightarrow A0031 (via -4 thru -7)
AXS	S4731 \rightarrow A4731 (via -1 thru -7)
AXSL1	S4831 \rightarrow A4730, B48 \rightarrow A31 (via -1 thru -7)
AXSL4	S5131 \rightarrow A4727, 0's \rightarrow A2831 except where A2831XB is high (via -1 thru -7)
AXSL4/1	High speed version of AXSL4 used for control logic
AXSR2	S4629 \rightarrow A4831, S45 \rightarrow A47 (via -1 thru -7) \downarrow (S/A47/2) = (G46 + PR46 NK46) BXBL2 = AXSR2
AXSR4	S4627 \rightarrow A5031, 0's \rightarrow A4749 (via -1 thru -7)
AXSR4/1	High speed version of AXSR4 used for control logic
B48-B31	B-register (56 bits, multipurpose)
BX	Enable B4831 (via -U, -L)
BXBL1	B4931 \rightarrow B4830 (via -U, -L) (K46 \rightarrow B31 if long DIV; K46 \rightarrow B71 if short div)
BXBL2	B5031 \rightarrow B4829, S3130 \rightarrow B3031 (via -U, -L)
BXFP	FP3100 \rightarrow B4807, B4871 \rightarrow B0831 (via /U, /L - see below)
BXFPU	FP3108 \rightarrow B4871, 0's \rightarrow B0031
BXFP/L	FP0700 \rightarrow B0007, B4871 \rightarrow B0831 (= BXFP)
BXFP/U	FP3108 \rightarrow B4871 (= BXFP + BXFPU)
C46-C31	Buffers for DXDL1 and DXDR1 logic
S/CC1/FP	Set CC1 in CPU
S/CC2/FP	Set CC2 in CPU

(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)

Signal	Definition
D46-D31	D-register (58 bits, multipurpose)
DIT	Divide iterations (excluding final 2 clocks of PH8)
DIT/1	Divide iterations (excluding final clock of PH8)
DIV	Divide (O decoding)
DPP	Divide preparation (operands are simple-normalized, therefore prepare to divide)
DSN	D-register is simple-normalized i.e., $1/16 \leq D < 1$ or $-1 \leq D < -1/16$ } (D47 thru D51 are not equal to one another)
DX	Enable D4631 (via -U, /L - see below)
DX-U	Enable D4671 (= DX)
DX/L	Enable D0031 (= DX + PH4)
DXA	A4731 \rightarrow D4731 (A47 \rightarrow D46)
DXDL1	D4831 \rightarrow D4730, sustain D46, 0 \rightarrow D31 (via -U, -L and C4631) (DX2 \rightarrow D)
DXDR1	D4630 \rightarrow D4731, sustain D46 (via -U, -L and C4631) (DX-1/2 \rightarrow D)
DXS	S4631 \rightarrow D4631 (via -U, /L - see below)
DXS-U	S4671 \rightarrow D4671 (= DXS)
DXS/L	S0031 \rightarrow D0031 (= DXS + PH4)
E0-E7	E-register (8 bits, for exponent processing)
E0003Z	E0003 = 0
E0407Z	E0407 = 0
EDC3	Downcount E0003 [inhibited if $E < -96_{10}$ to prevent false overflow indication arising from certain cases of unrecoverable underflows (e.g., $00000001_{16} \times 00000001_{16}$)]
EDC7	Downcount E0407
EUC3	Upcount E0003 [inhibited if $E > 96_{10}$ to prevent false underflow indication arising from certain cases of unrecoverable overflows (e.g., $7FFFFFFF_{16} \div 00000001_{16}$)]
EX	Enable E0007
EXFM64	F minus 64 \rightarrow E
EXNE	Invert E0007
EXNFM64	(Inverted F) minus 64 \rightarrow E
F0-F7	F-register (8 bits, primarily iterations counter)
FDC3	Downcount F0003
FDC7	Downcount F0407
FEOF	Floating exponent overflow ($E \geq 64$) (result $\neq 0$)
FEUF	Floating exponent underflow ($E < -64$) (result $\neq 0$) N(significance trap with FZ = 0)
FN/FNF	FN flag in CPU PSW (called FNF in hardware). FN = 1 inhibits normalization in add/sub
FP0-FP31	Bidirectional bus between CPU and box for transmission of data:

(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)

Signal	Definition
FPCON	Floating point box control (from CPU). Starts box by setting PH1, and stores sign of EW in MWN during PH1
FPDIS	Floating point display. Substitutes information to be displayed onto the FP bus in place of normal logic. Also contributes to SDIS logic
FPR	Floating polarity reversed. When high indicates that the sign of an intermediate result is opposite to that of the final result
FPRR	Floating point result ready. Signals the CPU that the results are to be available on the FP bus starting with the next clock (which is PH9 in the box)
FPX	High when the box is feeding the FP bus
FPXMISC	Miscellaneous signals → FP0031 for display purposes
FPXSL	S0031 → FP0031
FPXSU	S47 → FPO, $\bar{E}1$ → FP1, E0207 → FP0207, S4871 → FP0831
FS	FS flag in CPU PSW. FS = 1 causes trap if > 2 postnormalizing shifts are needed or if result = 0 in add/sub
FX	Enable F0007
FXD	D0007 → F0007
FXNA	Inverted A0007 → F0007 (storing inverted A0007 instead of true outputs is for signal loading only and has no logical significance)
FZ	FZ flag in CPU PSW. FZ = 1 causes trap on underflow instead of store zero
G46-G31	Generate terms in adder
G0003, etc.	Group generate terms in carry system (high when a carry is generated out of the specified bit range)
GXAD	A D → G if NSDIS (via /7, /A thru /E) (flip-flops set by the S/SX ... terms)
GXAND	A \bar{D} → G if NSDIS (via /7, /A thru /E)
K46-K31	Adder carries (none can be high unless SXADD NSDIS) Special cases: K15: Output directly enabled by SXADD to assure early turnoff of higher order carries derived from K15 (for benefit of S = 0 test following an add) K31: Input carry for 2's complementing (= PRXNAND NSDIS) K71: Can be forced high by special input to G0003 = K31 PH10 NFPRD for cases where only bits 4771 are to be 2's complemented
KFPXMISC	Switch signal raising FPXMISC if FPDIS
KFPXSL	Switch signal raising FPXSL if FPDIS
KFPXSU	Switch signal raising FPXSU if FPDIS
KSXA	Switch signal raising PRXAD/'s and PRXAND/'s if SDIS (for A → PR → S)
KSXB	Switch signal raising SXB if SDIS (for B → S)
KSXD	Switch signal raising PRXAD/'s and PRXNAD/'s if SDIS (for D → PR → S)
M1	} Polarity matched to that of multiplicand to produce product
M2	
MIT	Multiply iterations (excluding final clock of PH7)
MUL	Multiply (O decoding)

(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)

Signal	Definition
MWN	Memory word negative. Flip-flop that stores sign of the EW operand
O2, O6, O7	Opcode bits from CPU. Define particular floating point instruction
PH1-PH10	Phase flip-flops:
PR46-PR31	Propagate terms in adder
PR0003, etc.	Group propagate terms in carry system. (PR0003 means PR00-PR03 are all high)
PRXAD	A D → PR if NSDIS (via /7, /A thru /E)
PRXAND	A ND → PR if NSDIS (via /7, /A thru /E)
PRXNAD	NA D → PR if NSDIS (via /7, /A thru /E)
PRXNAND	NA ND → PR if NSDIS (via /7, /A thru /E)
	(Flip-flops set by the S/SX ... terms)
	PRXNAND NSDIS ⇒ 1 → K31
R31	R31 from CPU. Register address add, used to determine product length in multiply
RTZ	Result is zero flip-flop. Detects zero result in mantissa
S/RW/FP	Sets RW flip-flop in CPU, causing write into CPU scratch-pad
S46-S31	Sum bus bits. (S45 is synthesized - see AXSR2)
S0031XFP	FP0031 → S0031 (via SXFP/4, /A)
S4607XFP	FP0 → S4647 (sign), FP0831 → S4871 (mantissa - MSW), FP0007 → S0007 (exponent) (via SXFP/4, /U)
SDIS	S display. Substitutes A, B, or D for normal logic on S bus; also kills all carries
SW0, 1, 2	General purpose control flip-flops
S/SXA	Preset A → S (i.e., S/PRXAD, PRXAND) (A → PR)
SXADD	The S bus is performing an arithmetic operation where carries are involved (= PRXNAND + GXAD)
S/SXAMD	Preset A - D → S (i.e., S/PRXAD, PRXNAND, GXAND) [N(A ⊕ D) → PR, A ND → G, 1 → K31]
S/SXAMD/1	S/SXAMD unconditionally
S/SXAMD/2	S/SXAMD if conditions do not call for S/SXAPD
S/SXAPD	Preset A + D → S (i.e., S/PRXAND, PRXNAD, GXAD) [(A ⊕ D) → PR, A D → G]
S/SXAPD/1	S/SXAPD unconditionally
S/SXAPD/2	S/SXAPD as a condition of signals demanding a minimum number of logic levels. When S/SXAPD/2 is high, S/SXAPD reduces to: DIT (K46 ⊕ MWN ⊕ SXADD) [(Divide: = MWN on 1st clock, then = (K46 = MWN)) + PH6 NO6 N(K46 ⊕ PR46) [(Add/sub: = (S46 = 0))]
S/SXAVA	Preset A → S (i.e., S/SXA if A47 = 0, or S/SXMA if A47 = 1)
S/SXAVD	Preset D → S (i.e., S/SXD if D46 = 0, or S/SXMD if D46 = 1)
SXB	B4831 → S4831, 0's → S4647 (via -L, -U)
S/SXD	Preset D → S (i.e., S/PRXAD, PRXNAD) (D → PR)
SXFP/4	FP0007 → S0007 (= S4607XFP + S0031XFP)
SXFP/A	FP0831 → S0831 (= S0031XFP)
SXFP/U	FP0 → S4647, FP0831 → S4871 (= S4607XFP)

(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)

Signal	Definition
S/SXMA	Preset -A → S (i.e., S/PRXNAD, PRXNAND) (NA → PR, 1 → K31)
S/SXMD	Preset -D → S (i.e., S/PRXAND, PRXNAND) (ND → PR, 1 → K31)
SZL	S0031 = 0
SZU	S4771 = 0
TRAP	TRAP to X'44' and inhibit write into scratch-pad in CPU Conditions: Underflow ($\text{exp.} < 64_{10}$) (Result $\neq 0$) (FZ = 1) + Overflow ($\text{exp.} \geq 64_{10}$) (Result $\neq 0$) + Divide by zero (SW1 = 1 when interrogated) + Significance trap (FS = 1) (FN = 0) (top 3 hexes of unnormalized result in add/sub = 0)

Table 3-95. Glossary of Memory Signals

Signal	Definition
00YNIP-32YNIP	Y negative inhibit driver signals. Generated by the true condition of TNYI and the reset output of the respective M-register flip-flops
00YPIP-32YPIP	Y positive inhibit driver signals. Generated by the true condition of TPYI and the reset output of the respective M-register flip-flops
3YNC0N-3YNC7N	Y negative current predrive elements. Decode bits L19, L20, and L21 of the address register
3YNV0N-3YNV7N	Y negative voltage predrive elements. Decode bits L18, L22, and L24 of the address register
3YPC0N-3YPC7N	Y positive current predrive elements. Decode bits L19, L20, and L21 of the address register
3YPV0N-3YPV7N	Y positive voltage predrive elements. Decode bits L18, L22, and L24 of the address register
(4K)	True when the memory size switches are in the configuration NS0 NS1. Used in address and interleave logic
(12K)	True when the memory size switches are in the configuration S0 NS1. Used in the address here and interleave logic
ABOA, ABOB, ABOC	Abort signals from the CPU to ports A, B, and C. Used to override a write operation to prevent changing the contents of a memory location
ADA, ADB, ADC	Port priority signals. Used to indicate which port has access decision
ADACO, ADBCO, ADCCO	Intermediate port logic signals. Used to gate various timing signals to the CPU and IOP
ADADG	Port A data gate enable signal
ADAM, ADBM, ADCMB, ADCMI	Amplified versions of ADAS, ADBS, and ADC
ADAMW, ADBMW, ADCMW	Amplified versions of ADAS, ADBS, and ADC

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
ADAS, ADBS	Amplified versions of ADA and ADB
ADBDG	Port B data gate enable signal
ADCDG	Port C data gate enable signal
/AHA/, /AHB/, /AHC/	Address here signals as they appear from each port cable driver. True whenever a memory module responds to an implemented address configuration
AHA, AHB, AHC	Address here signals as they appear in the internal memory logic. True when the requested address (post-map, post-interleave) compares with the setting of the starting address switches for that particular memory module (bits 15-19)
AP	Almost parity. Third level parity signal
APA	Port A priority signal. True when AHA and MQA have been received and memory is not busy. Used to trigger the port delay line, causing IPD to go true
APB	Port B priority signal. True when AHB and MQB have been received and memory is not busy. Same function as APA
APE	Almost parity error. Fourth level parity signal
/ARA/, /ARB/, /ARC/	Address release signals as they appear in the interface. Used to allow CPU and IOP to drop their address lines. Generated by the memory logic when an address has been entered into the address register
CFA, CFB	Control signals for ports A and B. Used to allow memory to set up for a cycle for A or B while memory is busy
DECENP	Sense preamplifier selection enable signals
DG	Data gate enable signal. True during a read process
/DGA/	Data gate signal from port A telling requesting unit that memory data output lines are active and may be sampled
DGA0-DGA7	Port A data output gates. Gate output of M-register onto data lines for port A
/DGB/	Data gate signal from port B. Same function as /DGA/
DGB0-DGB7	Port B data output gates. Same function as DGA0-DGA7
/DGC/	Data gate signal from port C. Same function as /DGA/
DGC0-DGC7	Port C data output gates. Same function as DGA0-DGA7
/DRA/, /DRB/, /DRC/	Data release signals as they appear in the interface. Perform different functions relating to data, depending upon whether the memory operation is read, write, or write partial
/EDRA/, /EDRB/, /EDRC/	Early data release signals as they appear in the interface. May or may not be present, depending upon whether the memory operation is read, write, or write partial
HALT	Generated whenever the following conditions exist: either the power fail-safe and reset (PFSR) is true, or halt on fault (HOF) and memory fault (MF), ANDed together, are both true. The HALT signal is used to cause memory busy (MB) to stay true and ignore any further memory requests
HOF	Halt on fault signal. Generated by the CPU whenever it is desirable to halt memory when a memory parity error occurs
IPD	Initiate port delay signal. Used to trigger the Port Delay (PORTDL). IPD is used in port A and B only for access decision
L18-L31	L-register outputs. Used for X-Y selection. Bits 15-17 do not go into the L-register. Instead, they are used for address here (AH), mapping, and interleaving to determine which of the eight possible memory modules is to be selected

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
L18SEN, L19SEN	Duplicate logic of L18 and L19. Used to drive the preamplifier selection signals PASL0-PASL7 where they appear as L18J and L19J
/LA15/, /LA31/	Port A address lines as they appear at the input to the port A cable receivers
LA15-LA31	Port A address lines as they appear at the output of the port A cable receivers. LA20-LA29 are direct inputs to the L-register
LA16S-LA19S	Port A memory selection signals. May be interleaved modified by LA30 and LA31. Inputs to the starting address comparison logic
LA18L-LA19L	Special 4K and 8K address lines as they appear at the input to the L-register
LA30L, LA31L	Port A memory selection signals. May be interleaved modified by LA16-LA19. Inputs to the L-register
/LB15/, /LB31/	Port B address lines as they appear at the input to the port B cable receivers. Also the CPU address lines as they appear at the output of the CPU cable drivers
LB15-LB31	Port B address lines. Same function as LA15-LA31
LB16S-LB19S	Port B memory selection signals. Same function as LA16S-LA19S
LB18L, LB19L	Port B special address lines. Same function as LA18L-LA19L
LB30L, LB31L	Port B memory selection signals. Same function as LA30L-LA31L
/LC15/ - /LC31/	Port C address lines. Same function as /LA15/-/LA31/
LC15-LC31	Port C address lines. Same function as LA15-LA31
LC16S-LC19S	Port C memory selection signals. Same function as LA16S-LA19S
LC18L, LC19L	Port C special address lines. Same function as LA18L-LA19L
LC30L, LC31L	Port C memory selection signals. Same function as LA30L-LA31L
LXA--	Port A transfer signals for address lines into the L-register
LXB--	Port B transfer signals for address lines into the L-register
LXC--	Port C transfer signals for address lines into the L-register
LXL	Source of clear and latch signals for the L-register
LXL--	L-register latch signals generated by LXL
/LX15/-/LX31/	IOP address lines as they appear at the output of the IOP cable drivers
M00-M31	M-register flip-flops. Accept data inputs from ports A, B, and C, or from core memory discriminator outputs. Each complete memory block (4, 8, 12, or 16K) has its own M-register
M32	Parity flip-flop. Set during a read restore or partial-write operation if the word from memory contains an even number of ones. Also set during a partial or full write if the data to be strobed into core memory has an even number of ones
M32XP	Parity flip-flop transfer signal. Used to set flip-flop M32 during parity generation (partial or full write)
/MA00/-/MA31/	Port A delay lines. Input-output of cable receiver/drivers
MA00-MA31	Port A data lines. Inputs to the M-register
MB	Memory busy signal. True during the time memory is in the process of satisfying a memory request. Also kept true during a memory halt condition to prevent any new memory requests from being honored
/MB00/-/MB31/	Port B data lines. Input-output of cable receiver/drivers

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
MB00-MB31	Port B data lines. Inputs to the M-register
/MC00-/MC31/	Port C data lines. Input-output of cable receiver/drivers
MC00-MC31	Port C data lines. Inputs to the M-register
MD00P-MD31P	Sense amplifier/discriminator outputs from core memory. Inputs to the M-register
MD32P	Sense amplifier/discriminator output from parity bit in core memory. Input to parity flip-flop
MF	Memory fault signal. Used to gate MFL00-MFL07 memory fault signals
/MFL00-/MFL07/	Memory fault lamp signals. Used to specify in which memory module a memory fault (typically a parity error) occurred. These signals appear only on port C
MFR	Memory fault reset signal. Generated by the CPU and used to reset MF
MI	Memory initiate signal. Used to begin a memory cycle when the address here and memory request signals are both true
MQA, MQB, MQC	Memory request signals from external units as they appear in the memory logic
/MNN/	Margins not normal signal as it appears in the interface. Generated by any one of the PT16 power supplies in the system if its associated margin switch is not in the normal position. The end effect is to extinguish the NORMAL MODE indicator on the Processor Control Panel
MR	Memory reset signal from the CPU (where it appears as MRS). Resets control elements in core memory. Do not confuse this signal with the MR signaled by the CPU as a memory request
MW0-MW3	Byte presence indicator flip-flops. Determine which memory operation is to take place. If all flip-flops are reset, a read-restore operation occurs. If all flip-flops are set, a full-write operation occurs. If neither of these conditions exists, a partial-write operation occurs
MW0A-MW3A	Write-byte signals to port A from an external unit. Used to set the byte presence indicator flip-flops
MW0B-MW3B	Write-byte signals to port B from an external unit. Used to set the byte presence indicator flip-flops
MW0C-MW3C	Write-byte signals to port C from an external unit. Used to set the byte presence indicator flip-flops
MXA0-MXA3	Port A transfer signals between the M-register set input and the port A data lines
MXB0-MXB3	Port B transfer signals between the M-register set input and the port B data lines
MXC0B-MXC3B	Port C transfer signals between the M-register set input and the port C data lines
MXC0I-MXC3I	Port C transfer signals between the M-register reset input and the port C data lines
MXD0B-MXD3B	Core memory discriminator transfer signals between the M-register set input and the discriminator outputs
MXD0I-MXD3I	Core memory discriminator transfer signals between the M-register reset input and the discriminator outputs
MXM0-MXM3	M-register clear and latch signals
MXM32	Parity flip-flop clear and latch signal
N0, N1, N2	Memory number switches. Used to control the MEMORY FAULT lamps on the Processor Control Panel

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
NIL	Interleave logic. True if interleaving is not established
NTSSTB	Not time for sense strobe signal. When false, causes the strobe signals, SAST0-3, to go false and to strobe the preamplifier outputs into the sense amplifiers
ORIL	Override interleave signal. Generated by the Processor Control Panel and used to disable interleaving
ORSP	Override slow port signal. Generated by the CPU to cause port C to have the highest priority. Locks out ports A and B even though the CPU may not have a memory request pending
PASL0-PASL7	Sense preamplifiers selection signals. Enable the proper preamplifiers by decoding address bits L18, L19, and L23
PE	Parity error signal. True if a parity error is detected during a read-restore or partial-write operation. Also called a fifth level parity signal
/PEA/, /PEB/, /PEC/	Parity error signals as they appear at the output of the individual port cable drivers
PF00-PF30	Parity first level gates
PFSR	Power fail-safe and reset signal. Can go true as a result of receiving MR (memory reset) from the CPU, or ST (start) from the power fail-safe circuits. Used to reset MF
POK	Parity OK flip-flop. Used to signal external unit that parity check was satisfactory on word just received from memory. Signal is ANDed with port logic to develop /POKA/, /POKB/, and /POKC/
PORTDL	Port delay line. Triggered by IPD, which generates TP00 through TP100 in 20 nsec steps. Generated whenever port A or B receives a memory request, unless CFA or CFB is active
PORTDL2	Port delay line. Triggered by TP100, which generates TP120 through TP200 in 20 nsec steps
PS00-PS27	Parity second level gates
RD	Read signal. Generated whenever all four byte lines are false
READDL	Read delay line. Triggered by MI to generate TR000 through TR620 in 20 nsec steps. Used to control read portion of a memory cycle
RESMW	Latch signal for byte presence indicator flip-flops MW0-3
S0, S1	Memory size switches. Used to establish size of memory module
S8	Interleave switch. True for 8K
S16	Interleave switch. True for 16K
S32	Interleave switch. True for 32K
S64	Interleave switch. True for 64K
SAST0-SAST3	Sense amplifier strobe signals
SPA00P-SPA07P SPA00N-SPA07N	Sense preamplifier outputs for byte 0
SPA08P-SPA15P SPA08N-SPA15N	Sense preamplifier outputs for byte 1
SPA16P-SPA23P SPA16N-SPA23N	Sense preamplifier outputs for byte 2
SPA24P-SPA32P SPA24N-SPA32N	Sense preamplifier outputs for byte 3

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
/SRAA/, /SRAB/, /SRAC/	Second request allowed signals as they appear in the interface. Used to signal external unit that another memory request may be issued
ST	Start signal. Generated by the power-on circuit, which is true for at least 300 ms
TNXC	Time for negative X current. True during the read portion of a memory cycle if $L22 \neq L25$ and during the write portion of a memory cycle if $L22 = L25$. Used to enable selected negative X voltage predrive switches
TNXV	Time for negative X voltage. True during the read portion of a memory cycle if $L22 = L25$ and during the write portion of a memory cycle if $L22 \neq L25$. Used to enable selected negative X voltage predrive switches
TNYC	Time for negative Y current. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is even. Used to enable selected negative Y current predrive switches
TNYI	Time for negative Y inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is even. Used to short-circuit those Y current switches where a zero is to be generated in core memory
TNY10-TNY13	Amplified versions of TNYI
TNYV	Time for negative Y voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is even and during the write portion of a memory cycle if the sum is odd
TPXC	Time for positive X current. True during the read portion of a memory cycle if $L22 = L25$ and during the write portion of a memory cycle if $L22 \neq L25$
TPXV	Time for positive X voltage. True during the read portion of a memory cycle if $L22 \neq L25$ and during the write portion of a memory cycle if $L22 = L25$
TPYC	Time for positive Y current. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is even and true during the write portion of a memory cycle if the sum is odd
TPYI	Time for positive Y inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is odd
TPY10-TPY13	Amplified version of TPYI
TPYV	Time for positive Y voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is even
WF	Write full signal. True whenever all the byte presence indicator flip-flops are set
WP	Write partial signal. True whenever some (but not all) of the byte presence indicator flip-flops are set
WRITEDL	Write delay line. Triggered by TR160 during a read-restore or full-write operation and by TR560 during a write-partial operation. Used to control the write portion of a memory cycle
X, NX	Current direction control signals for the X selection. X is true when $L22 = L25$. NX is true when $L22 \neq L25$
X8	Interleave logic: interleave size is 8K
X161, X162	Interleave logic: interleave size is 16K
X32	Interleave logic: interleave size is 32K
X641, X642	Interleave logic: interleave size is 64K

(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
XNCD0-XNCD3	X negative current predrive elements. Decode L19 and L25
XNCK0-XNCK3	X negative current predrive elements. Decode L26 and L27. XNCD0-3 and XNCK0-3 form a matrix for the X negative current predrive system
XNVD0-XNVD7	X negative voltage predrive elements. Decode L18, L28, and L29
XNVK0-XNVK3	X negative voltage predrive elements. Decode L30 and L31. XNVD0-7 and XNVK0-3 form a matrix for the X negative voltage predrive system
XPCD0-XPCD3	X positive current predrive elements. Decode L19 and L25
XPCK0-XPCK3	X positive current predrive elements. Decode L26 and L27. XPCD0-3 and XPCK0-3 form a matrix for the X positive current predrive system
XPVD0-XPVD7	X positive voltage predrive elements. Decode L18, L28, and L29
XPVK0-XPVK3	X positive voltage predrive elements. Decode L30 and L31. XPVD0-7 and XPVK0-3 form a matrix for the X positive voltage predrive system
Y, NY	Current direction control signals for the Y selection. Y is true if the sum of L22, L23, and L25 is even. NY is true if the sum is odd

This page left blank intentionally

3-84 POWER FAIL-SAFE

3-85 General

The Sigma 5 power fail-safe feature detects primary power application and primary power failure in the CPU and provides reset and interrupt signals to initiate startup and shutdown sequences at appropriate times. This feature also supplies power to execute the transfer of data during the interrupt operation. Power fail-safe sequences are initiated under the following conditions:

- a. When power is initially supplied to the CPU.
- b. When a complete power failure is detected.
- c. When a short-term power failure is detected.

If power returns to an acceptable level, normal operation resumes automatically. During power fail-safe shutdown, information in certain volatile flip-flop registers is stored in core memory to prevent critical program data loss. When power is restored, the information in core memory is returned to the volatile flip-flop registers so that the program can resume at or near the interrupted point. Core memory serves as the storage device during power fail-safe operation since the cores are nonvolatile and retain information without the presence of power.

The power fail-safe feature is composed of two major components: the power fail-safe interrupts, which initiate the save and recovery programs, and the power monitor assembly, which monitors the primary power source.

3-86 Interrupts

When a power failure occurs, the power fail-safe feature notifies the CPU by means of a power-off interrupt. Sufficient energy is stored in the Sigma 5 power supply system to maintain dc power for the duration of a short power failure subroutine. When primary power resumes, a power-on interrupt causes the CPU to enter a recovery subroutine that restores the CPU to the state existing before the lapse of power.

The interrupt memory locations are X'50' for the power-on interrupt and X'51' for the power-off interrupt. The power-on interrupt is the highest priority interrupt in the system; power-off interrupt has second highest priority. Both of these interrupt levels are always enabled; they cannot be disarmed, disabled, inhibited, or triggered under program control.

3-87 Power Monitor Assembly

Figure 3-200 is a simplified block diagram of the power monitor assembly, a standard equipment item in Sigma 5, which consists of three standard modules: the WT21

regulator and independent power supply, the WT22 line detector, and the AT13 line driver.

The WT21 applies regulated dc voltages to the WT22 line detector and AT13 line driver. It also supplies unregulated voltages to the WT22 line driver.

The WT22 line detector performs the function of detecting a power failure and indirectly providing the necessary signals to the CPU for a startup or shutdown sequence.

The AT13 line driver is basically a cable driver used to drive the output signals of the WT22.

Although the primary power sources are optional, depending on user requirements, the primary power source shown in the simplified block diagram is single phase 120 Vac.

The application of primary power to the Sigma 5 system power supplies provides the power fail-safe feature with the voltage necessary to power the WT21, WT22, and AT13 modules. These standard dc voltages are provided by the internal power supply in the WT21 regulator. The power fail-safe feature receives 120 Vac and 60 Vdc power when primary power is applied. The 120 Vac power is transmitted to the WT21 regulator, which in turn is converted to regulated +4 Vdc, +8 Vdc, and -8 Vdc and unregulated +24 Vdc and +50 Vdc. These voltages are routed to the WT22 and AT13 circuits.


During three-phase operation, the 60 Vdc power output from the PT14 power supply is monitored directly to the WT22 line detector, which senses this input to determine whether it is within acceptable limits.

The requirements for a startup or shutdown sequence are governed by the WT22 line detector, which contains the basic sensing circuits within the power fail-safe feature. Detection of an out-of-tolerance voltage by the WT22 line detector generates the necessary logic signals to the AT13 line driver for a fail-safe shutdown. A subsequent return of voltage within tolerance generates the necessary logic signals to the AT13 line driver for a fail-safe startup.

REAL-TIME CLOCK. The real-time clock circuit on the WT22 module generates a stable clock frequency synchronized to the line frequency. This real-time clock is not an integral part of the power fail-safe feature and is located on the WT22 primarily for purposes of convenience.

INPUT REQUIREMENTS. Note that the input power source will vary according to user requirements. For information on the various power sources, refer to the section on Power Distribution.

THREE-PHASE INPUT DETECTION. When three-phase detection is required, one phase supplies power to the power monitor. The presence of three phases is detected by sensing the presence of a three-phase rectified but unfiltered 60 Vdc signal supplied by the PT14 power supply.



901172A. 301

Figure 3-200. Power Monitor Assembly, Simplified Block Diagram

SINGLE-PHASE DETECTION. Single-phase detection is provided for by a simple rewiring in the power monitor. When rewired, this standard 110 Vac line is the only external input to the power monitor assembly.

INTERNAL POWER SUPPLY. The power monitor has its own internal power supply capable of delivering power to the WT21, WT22, and AT13 modules. This supply comes into operation when external power is applied. When power is shut off this internal supply outlasts the dc supplies in the computer, thereby keeping logic signals in their appropriate state as power decays and the power-off subroutine is executed.

PARALLEL OPERATION. The power monitor is capable of paralleling its output with the output of other power monitors. This is necessary, since several power monitors may be used to monitor individual lines and power supplies in a system. Therefore, if more than one power monitor is used in a given installation, the equivalent logic outputs of the power monitors are ORed together.

OUTPUT SIGNALS. There are five output signals from the AT13 line driver: ST, the master reset signal, ION, which initiates the startup sequence, IOFF, which initiates the shutdown sequence, IONEN, the ION enable signal, which performs an AND function for the output of the power monitor assembly, and RTC, the real-time clock signal, which is a clock synchronized to the line frequency, but is not used directly in the power fail-safe feature.

CIRCUIT DESCRIPTION. Figure 3-201 is a functional schematic of the power monitor assembly. Input power to the internal power supply on the WT21 regulator is shown to be single phase 110/120 Vac from pins 1 and 2 of the P1 connector. This input power is transmitted to transformer T1, which is in the internal power supply of the WT21 regulator package. Diodes CR1 through CR4 comprise a full-wave bridge rectifier and provide the dc inputs to the +8 Vdc and +4 Vdc regulator drivers. Diodes CR5 and CR6 act as a full-wave rectifier providing ac input to -8 Vdc regulator circuit.

WT21 REGULATOR. The WT21 (figure 3-202) is the voltage regulator-driver used to supply regulated dc to the WT22 power monitor and AT13 line driver. The WT21 contains a +8 Vdc regulator-driver, +4 Vdc regulator-driver, and -8 Vdc regulator. The +8 volt and +4 volt drivers are used with external pass transistors. The -8 volt regulator contains the pass transistor located on the module. The -8 volt regulator contains a rectifier circuit to allow operation from ac inputs at pins 14 and 18. The +8 and +4 volt regulator-drivers require dc input voltages. Two additional bridge rectifying circuits are located on the WT21 to provide 24 Vdc and 50 Vdc.

Filter capacitors for input filtering to the series regulators are not located on the module; however, provisions are made for external connections. Surge resistors are located on the WT21 to prevent damage to the external rectifiers that supply current to the +8 Vdc and +4 Vdc regulators.






Figure 3-201. Power Monitor, Functional Schematic Diagram



NOTE: REFERENCE SDS DWG: 132374-1B

901172A.303

Figure 3-202. WT21 Regulator, Schematic Diagram

R1 through R4 are the surge protection resistors. CR1 through CR4 and CR5 through CR8 rectify the ac input voltages, which are then used to operate the power monitor with 24 Vdc and 50 Vdc.

+8 Vdc Regulator. Q2 and Q1 are the sense and drive transistors used in the +8 Vdc regulator. The input of the regulator is pin 17 (V2). Pin 27 (V1) is brought out to connect to an external filter capacitor. Voltage adjustment is accomplished by controlling the current in Q2. This current is determined by the emitter voltage, which is the reference voltage, and the sampled base voltage as adjusted by R8. The Q1 emitter output drives the external pass transistor.

+4 Vdc Regulator. Q3 and Q4 are the drive and sense transistors for the +4 volt regulator. Collector voltage to Q3 is derived from the +8 volt supply. Drive voltage to Q3 also comes from the +8 volts, therefore providing pre-regulation for the +4 volt regulator. Q3 drives a power transistor external to the WT21. The base of Q4 is connected to the +4 volt output. Current is controlled by changing the reference voltage, R12, at the emitter of Q4.

-8 Vdc Regulator. The -8 volt regulator, including pass transistor Q5, is located on the WT21. CR9 and CR10 provide a negative supply voltage when ac is applied to pins 18 and 14. Pin 20 is the common and external capacitor connection. R17 provides voltage control of the output.

WT22 LINE DETECTOR. Figure 3-203 is a block diagram of the WT22, figure 3-204 is the WT22 schematic, and figure 3-205 shows the WT22 waveforms. Basic timing and input power for the WT22 are as follows:

Delay time D	Adjustable from 5 to 20 ms (set @ 10 ms)
ION time A	300 ms \pm 10%
Power failure detection time	< 3 ms
Input power	+8 Vdc @ 40 ma +4 Vdc @ 30 ma +60 Vdc @ 50 ma for 3 \emptyset detection +22 Vdc @ 10 ma for 1 \emptyset detection +50 Vdc @ 35 ma for 1 \emptyset detection

The WT22 is the line detector module that provides all output signals for the power monitor. This is the basic unit within the power fail-safe feature. The principal function of the WT22 is to detect a power failure and

provide the necessary reset and interrupt signals for the CPU. These signals initiate startup and shutdown sequences when power comes on and goes off.

Startup Sequence (see figure 3-204). When power is first turned on, the ST flip-flop is dc set by V1 (+8 Vdc), charging C8, causing ST to go high. VD, the sampled voltage, is also applied and charges C4 through R13. The voltage across C4 is determined by the magnitude of VD through R13, as well as the time constant R13-C4. This time constant determines the time after power is applied that the threshold sensing circuit will trigger the ION pulse. As shown in figure 3-205, the occurrence of ION is time A, or the approximate time necessary for all dc power supplies in the computer to stabilize. The ION pulse resets the flip-flop and ST falls to 0. If ST is 0, the reset of the flip-flop is high and prevents C4 from charging by holding the NOR gate on.

Shutdown Sequence. When the line detection circuit indicates power failing it generates the IOFF signal. The IOFF signal is delayed by the period D shown in figure 3-205. D is the approximate maximum time dc power supplies will remain within regulation after a power failure. IOFF is applied to the clock input of the ST flip-flop, and since the set is held high, the flip-flop sets when IOFF returns to 0, which is at the conclusion of period D. IOFF pulses will continue to be generated as long as power is below the acceptable threshold level.

IOFF pulses and NST prevent C4 from charging in case of a short power interrupt, as shown in figure 3-205. As long as IOFF produces a pulse, C4 will discharge, preventing an ION pulse until C4 charges up again. During this time ST is held high by IOFF, setting the flip-flop continuously.

ST will go false when ION goes true and there are no IOFF pulses present. This means that any time an IOFF pulse occurs, the entire startup sequence will take place. When power returns, the line detection circuit will generate IOFF pulses whenever the line voltage drops below threshold. Threshold oscillation is prevented by a preset hysteresis. IOFF and ION, as determined by their respective threshold settings, may be set 10v apart; for example, IOFF will be present at 80v line and ION will occur at 90v line. ST will go high when the line drops below 80v and will remain high until the line raises above 90v.

Real-Time Clock Signal (RTC). In addition to the ST, ION and IOFF signals, the WT22 generates a real-time clock pulse (RTC) synchronized to the line frequency. By selecting the 1F or 2F term on the module this pulse will be at the line frequency or twice the line frequency.

Circuit Description. The line detection circuit is that part of the WT22 module which detects an ac line failure. The detection scheme is slightly different for single phase and three phase operation; however, both phases are detected by the WT22.




Figure 3-203. WT22 Line Detector, Block Diagram




Figure 3-204. WT22 Line Detector, Schematic Diagram




Figure 3-205. Power Fail-Safe Waveforms

Single-phase operation is shown in figure 3-206. C1 cannot charge to level V_p if an ac signal is present at E_{in} , the single-phase input. E_{in} is generated by an unfiltered dc signal that is clamped to provide a steep rise at the zero crossing. This rise time determines the minimum response time of the IOFF pulse. C1 must charge to V_p , and V_p is determined by setting potentiometer R2. The time constant of R3C1 (T2) is longer than T1 as the voltage charges to V_p . In addition, the base voltage, V_D , is derived from an unregulated source so it will decrease with line voltage, causing V_p to be at a lower point, $V_p = n V_{BB}$ where n is 0.7 and V_p is the firing point of the unijunction transistor Q2. If power drops out completely, V_{BB} decreases immediately and T1 then equals or exceeds T2 and triggers Q2 in less than one-quarter of a cycle. If power goes down slowly below threshold, Q2 will fire at a worst-case condition of one-half cycle caused by the decrease in V_{BB} ; however, this is only if power drops slowly below threshold and is not

a worst-case condition. This happens because in this case the power supplies will take longer to come out of regulation.

For three-phase operation the threshold is set within the dc range of the multiphase signal, as shown in figure 3-207. This unfiltered signal supplies the V_{BB} source voltage in three-phase operation. If any phase falls below threshold the unijunction transistor will trigger. Since the voltage is now sampled at six times the line frequency, response time will be faster than in single-phase operation. The additional transistor across C1 is not used and is therefore disconnected in three-phase operation by selection of the proper input connections to the WT22 module.

Pin Connections. For single-phase detection, connect pin 5 to pin 35; connect pin 13 to pin 45. For three-phase detection, connect pin 11 to pin 45.




Figure 3-206. Single-Phase Detection




Figure 3-207. Three-Phase Detection

The ION one-shot is used to generate the ION pulse. This occurs when there are no IOFF pulses and the ST flip-flop is reset with ST low if the line is above the ION threshold. The one-shot, shown in figure 3-208, consists of a unijunction transistor threshold circuit, an inverter, and a 2-input NOR gate. If pulses are applied to D, the emitter voltages will not reach V_p on $Q6$; likewise, if R is positive $Q5$ will conduct and $C4$ will not charge. This provides the inhibit function of the one-shot. $C4$ will charge only if power is on and no IOFF pulses are present, which is the startup routine. When $Q6$ fires it produces a pulse across $R15$ that is used to generate ION.

The real-time clock puts out pulses at the line frequency or twice the line frequency, as shown in figure 3-209. $Q7$ derives its interbase voltage V_{BB} from a clamped, high voltage, unfiltered, dc source. $R20C7$ is set to be longer than one cycle. As $C7$ charges, V_{BB} suddenly reduces, and $Q7$ fires when $V_p = n V_{BB}$ and produces a pulse at $B1$. If single frequency pulses are required, $Q7$ must not fire every half cycle. $C7$ is prevented from charging by diverting the current through $R20$ through $CR1$ every other cycle.

POWER MONITOR LOGIC. There are five power monitor logic signals put out by the AT13 logic module. The signals and their cable pins are as follows:

Signal	Cable Pin
ST	04
RTC	07
IONEN	08
ION	09
IOFF	10

The ION and IOFF signals are input to the LT16 interrupt module.

Startup Routine. The following steps outline the logic signals that make up the power monitor assembly startup routine.

a. ST is the master reset signal that is true during the time when power on-off transitions are occurring. When power is applied this signal comes true as soon as possible (determined by the internal power supply). ST remains high initially as the power supplies in the computer stabilize. This time is determined by ION occurring.

b. ION occurs only if the line voltage is above a preset level, which is the ION threshold. ION is then generated approximately 900 ms after power is turned on.

When ION occurs, ST falls to zero. ION should outlast ST by more than 2 μ sec but less than 100 μ sec.

c. IONEN is a true signal as long as a power monitor is operating. This signal is necessary only when using more than one power monitor per system. It is available on an AT13 cable driver-receiver where the receivers and drivers are connected externally. This signal from a driver of one power monitor connects to the receiver of another, thus cascading the signals. IONEN then becomes an AND function which will only be true if all power monitors are operative.

As shown in figure 3-201, the IONEN switch, S1, is left open if only one power monitor is used in a system. If more than one is used, the IONEN switches are closed on all power monitors except the first switch in the cable scheme. This will be the IONEN switch closest to the cable terminator, and it is always left open. With S1 open, the IONEN signal will be high as long as primary power is applied to the power monitor. IONEN is ANDed with ION to produce the PON signal for the LT16 interrupt module so that the power-on interrupt subroutine can be initiated.

RTC (Real-Time Clock). A clock pulse that is jitter-free and synchronized to the line frequency is one of the outputs. This output is arranged so that one RTC signal will

not be paralleled with other RTC signals by the interconnecting cables. One of the isolated receiver-drivers on the AT13 is used for this purpose. This precaution is necessary since these RTC signals may be on different phases of the line.

Shutdown Routine. The following steps outline the logic signals that make up the power monitor assembly shutdown routine.

a. IOFF is a signal that sets an interrupt channel indicating to the CPU that the line voltage is below a pre-set threshold. This interrupt initiates a shutdown subroutine that stores all volatile data into core storage before the master reset signal, ST, causes a cessation of memory operations. The IOFF pulse should be greater than 2 μ sec, but less than 20 ms. The delay between a power failure and the IOFF pulse going true should be minimized (less than 2 ms for single phase, less than 1 ms for three phase).

b. ST will go true, after a delay time, when power fails. This delay time is determined by the amount of time it takes for the external dc supplies in the computer to fall below their specified tolerances. This delay time or the time between IOFF occurring and ST going true should be adjusted to as long a duration as possible to allow maximum time to store data before shutting down the input to the memory. The delay is adjustable between 5 and 20 ms; however, it is set at 10 ms.




Figure 3-208. ION One-Shot Operation




Figure 3-209. Real-Time Clock Operation

3-88 FLOATING POINT UNIT

The floating point unit consists of five registers, an adder, and control logic for the execution of the following Sigma 5 instructions:

- Floating Add Short, code 3D
- Floating Add Long, code 1D
- Floating Subtract Short, code 3C
- Floating Subtract Long, code 1C
- Floating Multiply Short, code 3F
- Floating Multiply Long, code 1F
- Floating Divide Short, code 3E
- Floating Divide Long, code 1E

The floating point registers are similar to the CPU arithmetic registers with the following exceptions:

- a. The floating point registers contain 25 or 26 additional flip-flops.
- b. Two additional registers, the E- and F-registers, are included to handle exponents.
- c. Hexadecimal shift logic is included for normalizing.

A block diagram of the floating point unit is shown in figure 3-210. The floating point unit and the CPU communicate by means of 32 bidirectional data lines, FP0 through FP31, and by control signals. The CPU transmits the following control signals to the floating point unit:

- FS (floating significance)
- NFZ (not floating zero)
- FNF (floating normalize)
- R31 (bit 31 of R-register)
- O2 }
O6 } (bits 2, 6, and 7 of O-register)
O7 }
- FPCON (enables connection of floating point unit)
- FPDIS (enables display of floating point register on PCP)

Signals from the floating point unit to the CPU are:

- N(S/CC1/FP) }
N(S/CC2/FP) } (to set condition code flip-flops)
- NFPRR (not floating point result ready)

Clock signals for the floating point unit flip-flops are derived from CPU delay line 1. The clocks are designated CLFP/1 through CLFP/2 in the CPU and are generated at the same time as the CPU ac clock signals. The floating point clock signals are enabled by signals FPCLEN/1, FPCLEN/2, and NCROSCL.

The functions of the floating point registers are described in the paragraphs below. The detailed functions of the registers during instruction execution are described in the floating point instruction sequence charts.

3-89 A-Register

The A-register is used to hold the augend during addition and subtraction, the multiplier and then the product during multiplication, and the numerator and then the quotient during division. Left shifting for normalizing takes place in the A-register four bits at a time.

The inputs to the A-register and their enabling signals are shown in figure 3-211.


3-90 B-Register

The B-register holds the multiplier in reverse order and then the product during multiplication, and receives the quotient during division. This register also serves as a counter during postnormalizing.

The inputs to the B-register and their enabling signals are shown in figure 3-212.


3-91 D-Register

The D-register holds the addend and then the result in addition and subtraction, the multiplicand in multiplication, and the denominator in division. The inputs to the D-register and their enabling signals are shown in figure 3-213.



901172A. 3250

Figure 3-210. Floating Point Unit, Block Diagram



901172A. 3251/1

Figure 3-211. Floating Point A-Register Inputs and Enabling Signals (Sheet 1 of 2)




Figure 3-211. Floating Point A-Register Inputs and Enabling Signals (Sheet 2 of 2)




Figure 3-212. Floating Point B-Register Inputs and Enabling Signals




Figure 3-213. Floating Point D-Register Inputs and Enabling Signals




Figure 3-214. Floating Point F-Register Inputs and Enabling Signals

3-92 F-Register

The F-register is used as an exponent buffer during floating addition and subtraction while the E-register is involved in pre-alignment logic. In multiplication and division, the F-register is used as an iteration counter, subtracting one from the count with each iteration. The inputs to the F-register and their enabling signals are shown in figure 3-214.

3-93 E-Register

The E-register receives the unbiased exponent for all floating point operations and is used as an alignment counter during addition and subtraction. The inputs to the E-register and their enabling signals are shown in figure 3-215.

3-94 Adder

The adder in the floating point unit operates in the same manner as the adder in the arithmetic and control unit. The same type of adder preset terms are used; for example, S/SXA to transfer the contents of the A-register to the sum bus, and S/SXAPD to add the contents of the A- and D-registers. Two preset terms not found in the CPU adder are used in the floating point adder: S/SXAuA to place the absolute value of the A-register contents on the sum bus, and S/SXAuD to place the absolute value of the D-register contents on the sum bus.

The preset terms set repeater flip-flops as in the CPU adder. These flip-flops produce propagate terms PRXAD, PRXAND, PRXNAD, and PRXNAND. Generate terms GXAD and GXAND and carry terms K0 through K71 are also developed as a result of the preset logic, as in the CPU adder. The propagate, generate, and carry signals are combined in a parallel adder configuration to place on the sum bus the results of the adder functions shown in figure 3-210.

3-95 Floating Point Display

The contents of the floating point registers may be displayed in the CPU DISPLAY indicators by placing the REGISTER SELECT switch in the EXT position and operating switches on the ST14 toggle switch module in location 6A in the floating point unit. To display the contents of registers A, B, D, the sum bus outputs, or a set of miscellaneous signals, S1-1 through S1-5 on the switch module are set as shown in table 3-96. Switches S1-1 through S1-5 are the five switches on the front of the module, S1-5 on the top and S1-1 on the bottom. The information displayed in the miscellaneous (FPXMISC), sum bus lower (FPXSL), and sum bus upper (FPXSU) positions is shown in figure 3-216.





Figure 3-215. Floating Point E-Register Inputs and Enabling Signals



901172A. 3256

Figure 3-216. Data on Floating Point Lines and Gating Terms

Table 3-96. Switch Positions for Floating Point Information Display

SWITCH POSITIONS					INFORMATION DISPLAYED
S1-5	S1-4	S1-3	S1-2	S1-1	
Down	X	X	X	X	Miscellaneous
Up	Down	Down	Down	Down	Sum bus, lower
Up	Down	Down	Down	Up	Sum bus, upper
Up	Up	Down	Down	Down	A-register, lower
Up	Up	Down	Down	Up	A-register, upper
Up	Down	Up	Down	Down	B-register, lower
Up	Down	Up	Down	Up	B-register, upper
Up	Down	Down	Up	Down	D-register, lower
Up	Down	Down	Up	Up	D-register, upper

When the REGISTER SELECT switch is in the EXT position, signal NKDI in the CPU is true, gating the FP lines into the PCP DISPLAY indicators. When the REGISTER SELECT switch is in the A, B, C, D, or S position, signal KDI is true, gating CPU sum bus information into the DISPLAY indicators.

A logic diagram of the display switches is shown in figure 3-217. The switch outputs are used to gate the desired information onto the FP lines. When signal KFPXSL or KFPXSU is true, the lower or upper portion of the sum bus contents is gated directly onto the FP lines with the equations

$$FPXSL = FPDIS \text{ KFPXSL}$$

$$FPXSU = FPDIS \text{ KFPSU}$$


$$FP0-FP31 = S0-S31 \text{ FPSL}$$

$$FP8-FP31 = S48-S71 \text{ FPSU}$$

The contents of the B-register are placed on the sum bus when KSXB is true with the equations

$$SXB = KSXB \text{ SDIS}$$

$$S0-S71 = B0-B71 \text{ SXB}$$



901172A. 3257

Figure 3-217. Floating Point Display Switches, Logic Diagram

The miscellaneous signals are displayed as a result of enabling signal FPXMISC with the equation

$$FPXMISC = FPDIS KFPXSMISC$$

The A-register and D-register contents are placed on the sum bus by way of the adder when NK SXA or NK SXD is false. The adder propagate terms are generated as follows:

$$PRXAD/ = SDIS (KSXA + KSXD) + \dots$$

$$PRXAND/ = SDIS KSXA + \dots$$

$$PRXNAD/ = SDIS KSXD + \dots$$

The PRXNAND term, the G terms, and K31 are all qualified by NSDIS.

Using bit 12 as an example, figure 3-218 shows the transfer of data between the CPU and the floating point unit by means of the FP lines.




Figure 3-218. Floating Point Bit 12, Logic Diagram

3-96 PROCESSOR CONTROL PANEL (PCP)

The Sigma 5 Processor Control Panel, with its switches, indicators and displays, is shown in figure 2-1. The PCP is divided into two separate functional sections. The upper section (labeled MAINTENANCE SECTION) is reserved for maintenance controls and indicators, and the lower section (not labeled) contains the controls and indicators for the computer operator.

3-97 Control Switches

The PCP control switches, their designators, logic names, and true or false logic levels, as well as their functions, are given in table 3-97. The COMPUTE switch must be set to the IDLE position before the control switches, except in the case of the POWER and INTERRUPT pushbuttons and the CONTROL MODE, ADDR STOP, and INSTR ADDR switches, will function.

Three logic signals are not directly associated with any single control switch, but, rather, are the result of several combinations of switch settings. These logic signals are KAS/1, KAS/2, and NKAS/B. The following switch logic describes the conditions under which these signals are true.

$$\begin{aligned} \text{KAS/1} = & \text{NFILL (DATA CLEAR + DATA ENTER)} \\ & + \text{NFILL (STORE INST ADDRESS} \\ & \quad + \text{STORE SEL ADDRESS)} \\ & + \text{NFILL (KPSW1 + KPSW2)} \\ & + \text{NFILL (COMPUTE RUN} \\ & \quad + \text{COMPUTE STEP)} \\ & + \text{NFILL (DISPLAY INST ADDRESS} \\ & \quad + \text{DISPLAY SEL ADDRESS)} \\ & + \text{NFILL (INST ADDRESS INCREMENT)} \\ & + \text{FILL (DATA CNTR STORE CNTR} \\ & \quad \text{INSERT CNTR COMPUTE IDLE} \\ & \quad \text{DISPLAY CNTR INSTR ADDR CNTR)*} \\ & + \text{CONTROL MODE LOCK} \end{aligned}$$

$$\begin{aligned} \text{KAS/2} = & \text{NFILL COMPUTE RUN} \\ & + \text{NFILL DISPLAY INST ADDR} \\ & + \text{DATA (ENTER + CLEAR) NFILL} \\ & + \text{NFILL INSERT PSW2} \\ & + \text{NFILL STORE INST ADDRESS} \\ & \quad + \text{SEL ADDRESS} \\ & + \text{FILL} \\ & + \text{CONTROL MODE LOCK} \end{aligned}$$

$$\text{NKAS/B} = \text{NFILL (DATA CNTR STORE CNTR INSERT CNTR COMPUTE IDLE DISPLAY CNTR INSTR ADDRESS CNTR)*}$$

*Where CNTR = switch in center position

3-98 Indicators

The PCP indicators, their designators, and their associated lamp drivers are listed in table 3-98.

3-99 PCP Phase Sequencing

Most control operations carried out by the PCP require one or more PCP phase sequences. These phase sequences are controlled by six flip-flops, PCP1 through PCP6. The logic for the PCP phase flip-flops is given in the sequence charts for the individual PCP functions.

3-100 CLOCK MODE Switch

When the program is sequencing normally, the CLOCK MODE switch is in CONT and the clock enable signal, CLEN, is not inhibited, since switch signal KSC is false. When the switch is in the center position, however, KSC is true and the clock enable signal is inhibited. The equation for clock enable signal CLEN is as follows:

$$\text{CLEN} = \text{N [(NCEINT KSC) NSC2]} \\ \text{N [(NCEINT KSC) SCL]} + \dots$$

If the switch is set to SINGLE STEP, KC goes true, causing SC1 to set on the next 1-MHz clock with the equation

$$\text{S/SC1} = \text{KSC KC}$$

Flip-flop SC2 then sets on the next 1-MHz clock with the equation

$$\text{S/SC2} = \text{SC1}$$

Signal CLEN is enabled momentarily when SC2 is set. The first ac clock generated sets latch SCL, which inhibits further clocks by disabling signal CLEN. The SCL latch resets when SC2 is reset:

$$\text{SCL} = \text{SCL SC2} + \text{SC2 NCEINT CL}$$

When the CLOCK MODE switch is returned to the center position, NKC/B is true and SC1 is reset with the equation

$$\text{R/SC1} = \text{NKC/B SCL}$$

Flip-flop SC2 is then reset with the equation

$$\text{R/SC2} = \text{NSC1}$$

At this point, signal CLEN is again inhibited.

3-101 CONTROL MODE Switch

The CONTROL MODE switch is a two-position key lock. When the switch is in LOCAL, all controls and indicators on the PCP are operative. Except for the POWER and INTERRUPT pushbuttons and the SENSE and AUDIO switches, when the switch is in LOCK the gates associated with most control panel switches are inhibited and retain the functional status that was occupied when the CONTROL MODE switch was set to the LOCK position.

The switches listed in table 3-99 are interlocked to the states indicated when the CONTROL MODE switch is in the LOCK position.

Table 3-97. PCP Control Switches

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
CONTROL MODE	S3	None	LOCAL		Supplies +8v and -8v local voltages to PCP
			LOCK		Interlocks COMPUTE switch to RUN (KRUN/B true), WATCHDOG TIMER switch to NORMAL (KWDTR false), INTERLEAVE SELECT switch to NORMAL (KINLVSEL false), PARITY ERROR MODE switch to CONT (KHOP false), and CLOCK MODE switch to CONT (KSC false). The POWER, INTERRUPT, AUDIO, and SENSE switches remain operative. All other switches on the PCP are disabled. All indicators on the PCP continue to indicate the various computer states. Setting the CONTROL MODE switch to LOCK prevents unauthorized persons from disrupting a program by switch manipulation
WATCHDOG TIMER	S12	KWDTR	NORMAL	False	Allows watchdog timer runout trap
			OVERRIDE	True	Inhibits watchdog timer runout trap
INTERLEAVE SELECT	S11	KINLVSEL	NORMAL	False	Memory interleaving in effect
			DIAGNOSTIC	True	Memory interleaving not in effect
PARITY ERROR MODE	S10	KCONT	HALT	False	In HALT, halt when parity error occurs
			CONT	True	In CONT, interrupt when parity error occurs, but do not halt
		KHOP	HALT	True	
			CONT	False	
SENSE 1	S9	KSS1	1	True	Sense switches. Data from these switches can be read into the Condition Codes (CC1-CC4) by a read direct or write direct instruction
SENSE 2	S8	KSS2	1	True	
SENSE 3	S7	KSS3	1	True	
SENSE 4	S6	KSS4	1	True	
CLOCK MODE	S5	KC	CONT	False	Three-position switch. Center position inhibits all ac clocks in CPU. CONT position allows continuous ac clocks. SINGLE STEP momentary position provides one clock each time switch is moved to SINGLE STEP position
			Center	False	
			SINGLE STEP	True	
		NKC/B	CONT	True	
			Center	True	
			SINGLE STEP	False	
KSC	CONT	False			
	Center	True			
	SINGLE STEP	True			

(Continued)

Table 3-97. PCP Control Switches (Cont.)

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function	
REGISTER DISPLAY	S4	KD	ON Off	True False	When ON, permits REGISTER SELECT switch to display selected register in DISPLAY indicators. KD will be true only if REGISTER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT	
REGISTER SELECT	S1	KDI	A	True	Selects register whose contents will be transferred to sum bus	
			B	True		
			C	True		
			D	True		
			S	True		
			EXT	False		
			KSXB	B		True
KSXD	D	True	Force D0-D31 to sum bus for display if KDI			
KSXS	S	True	Display contents of sum bus S0-S31 if KDI			
REGISTER SELECT	S1	KDI	KSXA	A	True	Force A0-A31 to sum bus for display if KDI
			KSXC	C	True	Force C0-C31 to sum bus for display if KDI
AUDIO	S2	None	ON		Closes speaker circuit to allow an audio alarm when alarm flip-flop is set	
POWER	S19	None			Supplies or removes ac power to power supplies PT14, PT15, PT16, and PT17. Causes signal ST (START) to initialize system. When power is supplied to or removed from the system PON or IOFF signals in the optional power monitor cause interrupts	
CPU RESET/CLEAR	S18	KCPURESET NKCPURESET/B	Pressed	True	Initializes CPU. If pressed simultaneously with SYSTEM RESET/CLEAR switch, the CPU and the IOP are initialized and core memory is cleared to 0's	
				False		
I/O RESET	S17	KIORESET	Pressed	True	Initializes all I/O operations. All peripheral devices are halted, and all status and control indicators in the I/O system are reset. Does not affect the current operations of the CPU	

(Continued)

Table 3-97. PCP Control Switches (Cont.)

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
LOAD	S16	KFILL/B	Pressed	True	Pressing the LOAD switch (with COMPUTE in IDLE) forces a bootstrap program to be entered in memory locations X'20' through X'29'
UNIT ADDRESS	S15A	KUA21	0-7	Encoded 2^{10}	The three UNIT ADDRESS thumbwheel switches are used in the load operation to designate from left to right the input/output processor, the device controller, and the device. The address designated by the UNIT ADDRESS switches is stored into memory location X'25' when the LOAD switch is set
		KUA22		2^9	
		KUA23		2^8	
	S15B	KUA24	0-F	Encoded 2^7	
		KUA25		2^6	
		KUA26		2^5	
		KUA27		2^4	
	S15C	KUA28	0-F	Encoded 2^3	
		KUA29		2^2	
		KUA30		2^1	
		KUA31		2^0	
	SYSTEM RESET/CLEAR	S14	KSYSR/B	Pressed	
NKSYSR				False	
INTERRUPT	S13	KINTRP NKINTRP/B	Pressed	True False	Causes an interrupt to location X'5D' if PSW2 bit 6 (flip-flop II) is a 0
INSERT	S21	KPSW1/B	PSW1 PSW2	True False	Enters the contents of the DATA switches into PSW1 or PSW2 if COMPUTE is in IDLE
		KPSW2/B	PSW1 PSW2	False True	
STORE	S23	KSTORK/B	SELECT ADDR	True	In SELECT ADDR stores the current value of the DISPLAY indicators into the location pointed to by the SELECT ADDRESS switches
			INSTR ADDR	False	
		KSTORQ/B	INSTR ADDR SELECT ADDR	True False	In INSTR ADDR stores the current value of the DISPLAY indicators into the location pointed to by the INSTRUCTION ADDRESS indicators

(Continued)

Table 3-97. PCP Control Switches (Cont.)

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
DATA	S43	KCLEAR/B	CLEAR ENTER	True False	Resets the DISPLAY indicators (D-register)
		KENTER/B	ENTER CLEAR	True False	Enters the contents of the DISPLAY indicators according to the states of the 32 DATA switches.
INSTR ADDR	S20	KINCRE/B	INCREMENT HOLD	True False	Momentary position. Causes the instruction address in the P-register to count up by 1
		NKAHOLD	HOLD INCREMENT	False True	Inhibits the P-register from counting
DISPLAY	S22	KDISPLAK/B	SELECT ADDR INSTR ADDR	True False	Displays in the DISPLAY indicators the contents of the location pointed to by the SELECT ADDRESS switches
		KDISPLAQ/B	INSTR ADDR SELECT ADDR	True False	Displays in the DISPLAY indicators the contents of the location pointed to by the INSTRUCTION ADDRESS indicators
COMPUTE	S42	KRUN/B	RUN IDLE STEP	True False False	With COMPUTE in RUN the CPU sequences normally through the program. With COMPUTE in IDLE the CPU waits in PCP2. When COMPUTE is set in the momentary STEP position from IDLE, the CPU executes the current instruction, reads the next instruction, and returns to PCP2 and waits
		KSTEP/B	RUN IDLE STEP	False False True	
SELECT ADDRESS	S24	KSP31	1	True	The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program is to be halted; with the STORE switch to select the address of a memory location to be altered; and with the DISPLAY switch to select the address of a memory location to be displayed
	S40	KSP15	0	False	
ADDR STOP	S41	KADDRSTOP	ON	True	When this switch is ON the CPU halts when the value of the memory address register equals the value set in the SELECT ADDRESS switches. At the halt, the instruction in the location pointed to by the INSTRUCTION ADDRESS indicators appears in the DISPLAY indicators. This instruction is the one that would have been executed next had the halt not occurred. With JOTR instr. the comp will stop even if the address inserted will not be executed. (conditions for jump are not met) It will stop at the next instruction after conditional jump V. 25 (6) New book

(Continued)

Table 3-97. PCP Control Switches (Cont.)

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
DATA 0	S75	KS0	1	True	The 32 DATA switches are used to enter a new value into PSW1 or PSW2 when used with the INSERT switch, or to enter a new value in the DISPLAY indicators when used with the DATA switch
.	.	.	0	False	
.	
.	
DATA 31	S44	KS31	1	True	
			0	False	
CLEAR PSW1	S77	KCLR PSW1	Up	True	Clears contents of PSW1
CLEAR PSW2	S76	KCLR PSW2	Up	True	Clears contents of PSW2

Table 3-98. PCP Indicators

Indicator Name	Designator	Lamp Driver Origin
INSTRUCTION ADDRESS	DS39	P31/L
	⋮	⋮
	DS55	P15/L
TRAP ARITH	DS56	AM/L
MODE SLAVE	DS59	MASTER/L
FLOAT MODE NRMZ	DS60	FNF/L
ZERO	DS61	FZ/L
SIG	DS62	FS/L
CONDITION CODE		
1	DS66	CC1/L
2	DS65	CC2/L
3	DS64	CC3/L
4	DS63	CC4/L
POINTER	DS29	RP27/L
	⋮	⋮
	DS32	RP24/L

(Continued)

Table 3-98. PCP Indicators (Cont.)

Indicator Name	Designator	Lamp Driver Origin
INTRPT INHIBIT EXT I/O CTR	DS34 DS35 DS36	EI/L II/L CIF/L
WRITE KEY	DS38 DS37	WK0/L WK1/L
DISPLAY	DS67 : : DS98	S31/L : : S0/L
POWER	DS28	+8v
NORMAL MODE	DS25	Special from PT16
RUN	DS24	RUN/L
WAIT	DS23	WAIT/L
INTERRUPT	DS22	CPI/L
MEMORY FAULT	DS21 : : DS14	MFLO/L : : MFL7/L
ALARM	DS13	ALARM/L
PHASES PREPARATION	DS12 DS11 DS10	PRE4/L PRE2/L PRE1/L
PCP	DS9 DS8 DS7	PCP4/L PCP2/L PCP1/L
EXECUTION	DS6 DS5 DS4 DS3	PH8/L PH4/L PH2/L PH1/L
INT/TRAP	DS2 DS1	INTRAP2/L INTRAP1/L

Table 3-99. Control Mode Lock Switch Status

Switch	Interlock State
COMPUTE	RUN
WATCHDOG TIMER	NORMAL
INTERLEAVE SELECT	NORMAL
PARITY ERROR MODE	CONT
CLOCK MODE	CONT
<p>Note</p> <p>Unpredictable results may occur if the CONTROL MODE switch is actuated while the COMPUTE switch is not in RUN</p>	

3-102 WATCHDOG TIMER Switch

When the WATCHDOG TIMER switch is in NORMAL, the watchdog timer counter is reset (flip-flops WCT1-WCT6 set to all ones) by signal WDTR at each interruptible period during program execution.

$$S/WDTR = IEN + PH10 + \dots$$

If the watchdog timer, which counts up by ones each microsecond, reaches a count of 42 without being reset, a watchdog timer runout condition exists and the program traps to location X'46'.

When the WATCHDOG TIMER switch is in OVERRIDE, WDTR is held true, and the watchdog timer flip-flops are constantly held to all ones and cannot count.

$$WDTR = KWDR + KSC + NKRUN + PCPACT$$

3-103 INTERLEAVE SELECT Switch

When the INTERLEAVE SELECT switch is in NORMAL, core memory interleaving is in effect. When the switch is in DIAGNOSTIC, memory interleaving is not in effect. Normally this switch is in DIAGNOSTIC only when the operator is performing memory diagnostic programs. Interleave logic is found in the core memory.

3-104 AUDIO Switch

The AUDIO switch in the ON position connects the PCP speaker to either flip-flop MUSIC or flip-flop ALARM. If ALARM is true, and the AUDIO switch is ON, the speaker will emit a 1-kHz signal. The ALARM and MUSIC flip-flops are set or reset by the write direct instruction.

3-105 SENSE Switches

The four SENSE switches on the PCP operate in either the local or lock control modes.

3-106 REGISTER DISPLAY Switch

The REGISTER DISPLAY switch is used with the REGISTER SELECT 12-position switch to display the contents of the CPU internal registers. The logic signal KD generated by the REGISTER DISPLAY switch is true only when the REGISTER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT.

3-107 REGISTER SELECT Switch

The REGISTER SELECT switch is used to display the following information under the conditions noted:

- a. Contents of the CPU registers or sum bus, as selected by positions A, B, C, D, and S on the panel above the switch when the REGISTER DISPLAY switch is ON. The display is in the DISPLAY indicators.
- b. Contents of the floating point unit registers or sum bus, as selected by switches on the floating point unit (paragraph 3-95) when the REGISTER SELECT switch is in the EXT position. The display is in the DISPLAY indicators.
- c. Integral IOP information as shown in table 2-2 when the REGISTER SELECT switch is set at EXT. The display is in the INSTRUCTION ADDRESS and EXECUTION, PCP, and PREPARATION PHASES indicators.

The DISPLAY indicators are lighted by lamp drivers S0/L through S31/L, which receive their inputs from the sum bus, S0 through S31, or the floating point unit, FP0 through FP31 as follows:

$$S0/L-S31/L = S0-S31 KDI + FP0-FP31 NKDI$$

where NKDI is true when the REGISTER SELECT switch is in the EXT position.

The contents of the CPU B- and C-registers are gated onto the sum bus as follows:

$$S0-S31 = B0-B31 SXB + C0-C31 SXC + \dots$$

$$SXB = KSXB DIS + \dots$$

$$SXC = KSXC DIS + \dots$$

$$DIS = NKSXS KD KSC NSC1$$

Signals KSXB and KSXC are the outputs of the REGISTER SELECT switch in the B and C positions respectively, signal KD is true when the REGISTER DISPLAY switch is ON, and KSC is true when the CLOCK MODE switch is in the center position.

The A- and D-register outputs are placed on the sum bus by way of the adder propagate signals, PRO through PR31.

REGISTER SELECT switch outputs KSXA and KSXD, true when the switch is in the A and D positions respectively, are inverted and used in the adder enable terms PRXAD, PRXNAD, PRXAND, and PRXNAND in such a way that the propagate term for each bit will contain the A- or D-register information when the switch is in the appropriate position. The propagate logic is explained in detail in the discussion on the CPU adder.

If the REGISTER SELECT switch is in the S position, the REGISTER DISPLAY switch is off, or the CLOCK MODE switch is in the CONT position, signal NKSXS, KD, or KSC respectively is false, driving signal DIS false. In this case, any information that happens to be on the sum bus is displayed in the DISPLAY indicators.

The integral IOP information is displayed by way of the following lamp drivers:

INSTRUCTION ADDRESS	
P16/L-P25/L	IOFR0-IOFR9
P26/L	IOFM
EXECUTION PHASES	
PH1/L-PH4/L	IOPH0-IOPH3
PCP PHASES	
PCP4/L	IOSC
PREPARATION PHASES	
PRE4/L, PRE2/L, PRE1/L	SW4/LP, SW2/LP, SW1/LP. States of SW9-SW15, binary coded from 001 (SW9) to 111 (SW15)

The I/O information is gated onto the appropriate lamp driver lines by signal NKDI, which is true when the REGISTER SELECT switch is in the EXT position. Typical equations are as follows:

$$P19/L = P19 \text{ KDI} + \text{IOFR3} \text{ NKDI}$$

$$\text{PCP4/L} = \text{PCP4/LP} \text{ KDI} + \text{IOSC} \text{ NKDI}$$

3-108 I/O RESET Switch

The I/O RESET switch generates signal KIORESET. KIORESET is gated with NKAS/B-1 to produce the I/O reset signal /RIOC/. Signal KIORESET is interlocked to the false state when the CONTROL MODE switch is in LOCK. The I/O RESET switch does not affect the current operation of the CPU.

3-109 UNIT ADDRESS Switches

The three UNIT ADDRESS switches are used with the LOAD switch to enter into the initial bootstrap load routine the address of the device, device controller and the IOP from

which the data is to be read into memory. The UNIT ADDRESS switches decode the hexadecimal numbers to their binary representations.

3-110 INTERRUPT Switch

The CPU INTERRUPT switch generates the signal KINTRP, which causes the CPU to interrupt to location X'5D'. Unless PSW2 bit 6 is a zero and the interrupt level is armed, the interrupt will not occur.

3-111 SELECT ADDRESS Switches

The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program is to be halted. They are used with the STORE switch to select the address of a memory location to be altered, and are also used with the DISPLAY switch to select the address of a memory location to be displayed.

3-112 DATA Switches

The 32 DATA switches are used to alter the contents of PSW1 or PSW2 when used with the INSERT switch, or to change the value of the DISPLAY indicators (D-register) when used with the DATA switch.

3-113 Entering PCP Phases (See figure 3-219.)

The PCP phases are entered when signal HALT/1 is true and phase 10 of the current instruction is reached.

$$S/PCP1 = \text{BRPCP1} + \dots$$

$$\text{BRPCP1} = \text{HALT/1} \text{ PH10} \text{ NFUEXU} \text{ NIOSC} \text{ N(INT IEN)} \text{ N(S/TRAP)}$$

Signal HALT/1 goes true under the following conditions:

- a. The COMPUTE switch is set to IDLE and phase PRE1 of the current instruction is reached.

$$S/HALT = \text{NKRUN} \text{ PRE1} \text{ NFUEXU} + \dots$$

- b. A wait instruction has been executed.

$$S/HALT = \text{FUWAIT} \text{ PH1} + \dots$$

- c. The ADDR STOP switch is ON and the value in the SELECT ADDRESS switches is equal to the address on the memory address lines.

$$\text{HALT/1} = \text{DCSTOP} + \dots$$

$$\text{DCSTOP} = \text{MR} \text{ ADMATCH} \text{ KADDRSTOP} \text{ NIOACT} + \dots$$

- d. A trap or interrupt has occurred and the instruction being executed is not a modify and test or exchange program status doubleword instruction.

$$S/HALT = \text{INTRAP} \text{ PRETR} \text{ N(FAMT} + \text{XPSD)}$$

e. Power is applied to or removed from the system.

$$S/PCP2 = RESET/KS + \dots$$

$$RESET/KS = RESET \text{ NKCPURESET/B}$$

$$RESET = SYSR + \dots$$

$$SYSR = START + \dots$$

$$START = /ST/ \text{ (from power monitor)}$$

removed from the system, signal START forces the CPU directly to PCP2. Phase PCP1 is entered at the end of any instruction, except execute, if signal HALT/1 is true and no trap or interrupt is active.

The program goes from PCP1 to PCP2 with the equations

$$R/PCP1 = \dots$$

$$S/PCP2 = PCP1 + RESET/KS$$

Each of the above conditions, except condition e, causes the CPU to enter PCP1. When dc power is applied to or

The program remains in PCP2 until a control switch is operated.




Figure 3-219. Entering PCP Phases

The PCP phase sequencing following PCP2 is described under the various functions of the control switches.

An overall diagram of the PCP sequencing beyond the idle phase is shown in figure 3-220.

3-114 Reset Function

To reset the CPU by pressing either the CPU RESET/CLEAR switch or the SYSTEM RESET/CLEAR switch, the COMPUTE switch must first be placed in the IDLE position. The logical sequence of events when either of these switches is pressed is shown in table 3-100 and figure 3-221.

3-115 Clear PSW1, PSW2 Function

When the CPU is in PCP2 because the COMPUTE switch is in IDLE, setting the CLEAR switch to PSW1 or PSW2 clears program status doubleword 1 or 2 respectively. Signal KCLRPSW1 or KCLRPSW2 is generated at the switch output and signal PSW1XS or PSW2XS is developed:

$$PSW1XS = KCLRPSW1 \text{ NIOCON NKAS/B} + \dots$$

$$PSW2XS = KCLRPSW2 \text{ NIOCON NKAS/B} + \dots$$

Zeros are placed on the sum bus by inhibiting signal S/SXD, which is normally true during PCP2:

$$S/SXD = NKCLRPSW/B \text{ PCP2/1 NRESET/C NIOCON}$$

Signal NKCLRPSW/B goes low when either of the CLEAR switches is operated.

The control flip-flops in PSW1 are cleared as follows:

$$R/CC1 - CC4 = CCXS/0$$

$$CCXS/0 = PSW1XS$$

$$R/FS, R/FZ, R/FNF, R/NMASTER, R/AM = PSW1XS$$

The P-register (instruction address) is cleared by transferring the zeros on the sum bus into the P-register with PXS:

$$PXS = PSW1XS + \dots$$

The control flip-flops in PSW2 are cleared as follows:

$$R/WK0, R/WK1, R/CIF, R/II, R/EI = PSW2XS + \dots$$

The register pointer in PSW2 is cleared by transferring the zeros on the sum bus into the RP-register as follows:

$$R/RP24 - RP27 = RPXS$$

$$RPXS = PSW2XS$$

3-116 STEP or RUN from Idle Operation

When the CPU is idling in PCP2 because the COMPUTE switch is in IDLE, setting the switch to STEP causes the CPU to enter PCP3 and branch to phase 10, then perform the instruction execution. After execution, the signal BRPCP1 goes true and the CPU sequences to PCP1 and PCP2 where it again remains in the idle state.

Table 3-100. Reset Sequence Chart

Phase	Function Performed	Signals Involved	Comments
	Switches and signals involved:		
	CPU RESET/CLEAR ⇒	KCPURESET, KCPURESET/B	
	or		
	SYSTEM RESET/CLEAR ⇒	KSYSR, KSYSR/B	
	COMPUTE in IDLE ⇒	NKAS/B, NKRUN (necessary for either switch operation)	
			Mnemonic: RESET

(Continued)

Table 3-100. Reset Sequence Chart (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP2	Idle phase – sustained until control switch operated		
	Reset HALT flip-flop	R/HALT = PCP2 NKAS/B + ...	Prepare logic for setting PCP3
	Inhibit interrupts during idle phase	(S/INTRAP) = N(PCP2 NKRUN)	Inhibit setting of first of interrupt phase sequence flip-flops
	X'02000000' → (D0-D31)	S/D6 = RESET/C + ... RESET/C = RESET/B NIOCON NMRC + ... RESET/B = N(KSYSR/B KCPURESET/B) NKAS/B (KCPURESET/B + KSYSR/B)	Place in D-register a load conditions and floating control immediate instruction with zeros in bits 10 and 11 to produce a no operation instruction
		DX = DXZ + ... DXZ = RESET	
		RESET = SYSR + (KCPURESET RESET/B · NIOCON)	
		SYSR = KSYSR RESET/B + ...	
	0 → PSW1 (except P)	PSW1XS = RESET + ...	Sum bus contains zeros because no adder preset has been made
	0 → PSW2	PSW2XS = RESET + ...	
	X'25' → (P15-P31)	S/P26 } = RESET/C + ... S/P29 } S/P31 } R/P15-P31 = PX	Set program address to X'25'
		PX = RESET + ...	
	Set flip-flop BRP	S/BRP = RESET/C + ...	Indicates that program address is in P-register
	0 → interrupt arm and enable flip-flops	E/ISO-E/IS15 = RESET E/IP0-E/IP15 = RESET R/INO-R/IN15 = REN REN = RESET + ...	Reset interrupt levels to disarmed and disabled state
	Reset ALARM indicator	ALARM/L = ALARM R/ALARM = RESET	Turn off alarm indicator on panel
			Mnemonic: RESET

(Continued)

Table 3-100. Reset Sequence Chart (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP2 (Cont)	SYSTEM RESET/CLEAR ⇒ RESETIO /MFR/ /MR/ Sustain PCP2 until control switch activated	RESETIO = SYSR + ... /MFR/ = RESET + ... /MR/ = RESET/KS RESET/KS = RESET NKCPURESET S/PCP3 = PCP2/1 NIOCON NDCSTOP (CLEARMEM + INT KRUN + NHALT KAS/1 KAS/2)	Initialize input/output system Send signal to memory to reset memory fault indicators Send signal to memory to initialize memory control logic
			Mnemonic: RESET




Figure 3-220. PCP Sequencing Beyond Idle State




Figure 3-221. CPU RESET/CLEAR and SYSTEM RESET/CLEAR, Flow Diagram

When the COMPUTE switch is moved from IDLE to RUN, the CPU sequences to PCP3, branches to phase 10, and continues to sequence through the program in its normal manner. The sequence of operations when this switch is operated is shown in figure 3-219.

3-117 INSERT Function (See figure 3-222.)

If in idle phase PCP2 the INSERT switch is placed in PSW1, a program status word PSW1 will be entered according to the settings of the DATA switches. If the INSERT switch is set to PSW2, the program status word PSW2 will be entered according to the settings of the DATA switches. The DATA switches can only set or cause no change in the corresponding bits of PSW1 and PSW2. If a reset is required in any bit, the contents of PSW1 or PSW2 must be cleared before entering new data. The logic sequence for the INSERT function is provided in table 3-101.




Figure 3-222. Insert PSW1/Insert PSW2, Flow Diagram

3-118 DATA ENTER/CLEAR Function (See figure 3-223.)

When the DATA switch is set to ENTER, the states of the 32 DATA switches are transferred to the D-register and are displayed in the 32 DISPLAY indicators. When the DATA switch is set to CLEAR, zeros are transferred to the D-register. If after data has been transferred from the DATA

Table 3-101. Insert PSW1/Insert PSW2 Sequence

Phase	Function Performed	Signals Involved	Comments
PCP2	<p>Idle phase sustained until KAS/1 KAS/2</p> <p>Reset HALT flip-flop</p> <p> $\left. \begin{array}{l} \text{KPSW1} \\ \text{or} \\ \text{KPSW2} \end{array} \right\} \Rightarrow \text{KAS/1, KAS/2}$ </p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop PCP3</p>	<p>R/HALT = PCP2 NKAS/B + ...</p> <p>(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON + ...</p> <p>PCP2/1 = PCP2 NPCP3</p> <p>S/PCP3 = (NHALT KAS/1 KAS/2+...) PCP2/1 NIOCON NDCSTOP</p>	<p>Enable program to proceed to PCP3</p> <p>Preset adder for D \rightarrow S in PCP3</p>
PCP2/3	<p>One clock long (D0-D31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (B0-B31)</p> <p>Enable signal (S/SXA)</p> <p>Insert PSW1 \Rightarrow PSW1 (bit 0-bit 11) \rightarrow (A0-A11)</p> <p>0 \rightarrow A bits not being set</p> <p>INSERT PSW2 \Rightarrow PSW2 (bit 2-bit 27) \rightarrow (A2-A27)</p> <p>NIOFS \Rightarrow RESET IO SC if set</p>	<p>Adder preset at PCP2 clock</p> <p>BXS = PCP3 SWK12 + ... SWK12 = SWK1 + SWK2 SWK2 = KPSW1 + KPSW2</p> <p>(S/SXA) = PCP3 + ...</p> <p>AXPSW1 = KPSW1/B PCP3 + ...</p> <p>AX AXZ = AXZ + ... = PCP3 + ...</p> <p>AXPSW2 = KPSWZ/B PCP3 + ...</p> <p>R/IO SC = PCP3 NIOFS + ...</p> <p>R/PCP2 = PCP3</p>	<p>Transfer instruction currently in D-register to B-register</p> <p>Preset adder for A \rightarrow S in PCP4</p> <p>Condition code, floating control bits, MS, DM, AM \rightarrow A-register to save current PSW1</p> <p>Enable reset inputs to A-register</p> <p>Write key, inhibits, register pointer \rightarrow A-register to save current PSW2</p> <p>Reset internal I/O service call flip-flop if no IO function strobe</p>

(Continued)

Table 3-101. Insert PSW1/Insert PSW2 Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP4	<p>One clock long</p> <p>Enable signal (S/SXAORD)</p> <p>INSERT PSW1 \Rightarrow (P15-P31) \rightarrow (S15-S31)</p> <p>(A0-A31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (D0-D31)</p> <p>(KS0-KS31) \rightarrow (A0-A31)</p> <p>Enable A-register reset inputs</p>	<p>(S/SXAORD) = PCP4 + ...</p> <p>SXP = PCP4 KPSW1/B NDIS + ...</p> <p>Adder logic preset in PCP3</p> <p>DXS = PCP4 SWK12 + ...</p> <p>AXK = PCP4 SWK2 + ...</p> <p>AX = AXK + ...</p>	<p>Preset adder for AuD \rightarrow S in PCP5</p> <p>Transfer PSW1 or PSW2 to D-register</p> <p>If PSW1, A15-A31 is empty, and S15-S31 comes from P-register (program address). If PSW2, all information going into D comes from A-register but only A2-A7 and A24-A27 contain useful information</p> <p>Manually entered information from DATA switches \rightarrow A-register. KS0-KS31 are DATA switch outputs and are true when corresponding switches are in up position. Clear A-register flip-flops not set by switches.</p>
PCP5	<p>One clock long</p> <p>(A0-A31) or (D0-D31) \rightarrow (S0-S31)</p> <p>INSERT PSW1 \Rightarrow (S0-S3) \rightarrow (CC1-CC4); (S5-S8) \rightarrow FS, FZ, FNF, NMASTER; (S10, S11) \rightarrow DM, AM</p> <p>INSERT PSW2 \Rightarrow (S2, S3) \rightarrow WK0, WK1; (S5-S7) \rightarrow CI, II, EI</p> <p>(S24-S27) \rightarrow (RP24-RP27)</p> <p>Enable signal (S/SXB)</p>	<p>Adder logic preset in PCP4</p> <p>PSW1XS = PCP5 KPSW1/B + ...</p> <p>PSW2XS = PCP5 KPSW2/B + ...</p> <p>RPXS = PSW2XS + ...</p> <p>(S/SXB) = PCP5 NBRPCP5</p>	<p>Sets PSW1 and PSW2 flip-flops if corresponding DATA switches are set to 1. Causes no change where data switches are not set. (To enter zeros where the original PSW contained ones, the PSW must first be cleared with the PSW1 or PSW2 CLEAR switch.)</p> <p>Preset adder logic for B \rightarrow S in PCP6</p>

(Continued)

Table 3-101. Insert PSW1/Insert PSW2 Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP6	One clock long (B0-B31) → (S0-S31) (S0-S31) ↗ (D0-D31) Set flip-flop HALT	Adder logic set in PCP5 DXS = PCP6 SWK12 S/HALT = PCP6 + ...	Return current instruction to D-register Halt computer
PCP1	One clock long Enable signal (S/SXD)	(S/SXD) = PCP1 + ...	Preset adder logic for D → S in PCP2
PCP2	Idle D → S → Display indicators	Preset in PCP1	




Figure 3-223. DATA ENTER/DATA CLEAR, Flow Diagram

switches into D the COMPUTE switch is set to either RUN or STEP, the contents of the D-register will be accepted as the next instruction to be executed. The logic sequence for the DATA ENTER/CLEAR function is given in table 3-102.

3-119 STORE INSTR ADDR/SELECT ADDR Function (See figure 3-224.)

The STORE switch is operative only while the CPU is in the idle state, PCP2. When the STORE switch is set to INSTR ADDR, the contents of the D-register are stored into the memory address currently in the P-register. When the STORE switch is set to SELECT ADDR, the contents of the D-register are stored into the address specified by the settings of the 17 SELECT ADDRESS switches. The logic sequence for the STORE INSTR ADDR/SELECT ADDR function is given in table 3-103.

3-120 DISPLAY INSTR ADDR/SELECT ADDR Function (See figure 3-225.)

If the DISPLAY switch is set to INSTR ADDR in PCP2 idle state, the CPU reads into the D-register the contents of the memory location pointed to by the P-register. If the DISPLAY switch is set to SELECT ADDR in PCP2 wait state, the CPU reads into the D-register the contents of the memory location whose value is equal to the value of the 17 SELECT ADDRESS switches. The logic sequence for the DISPLAY INSTR ADDR/SELECT ADDR function is given in table 3-104.

3-121 INSTR ADDR HOLD/INCREMENT Function

During normal program execution the INSTR ADDR switch is in the center position, and signals KAHOLD and KINCRE/B are false. When this switch is in the center position the contents of the P-register are incremented at the end of each instruction execution (ENDE).

With the INSTR ADDR switch in HOLD and the COMPUTE switch set to RUN, the CPU will repeatedly execute the instruction addressed by the INSTRUCTION ADDRESS display (P-register), and will not sequence to the next instruction.

With the COMPUTE switch in IDLE, moving the INSTR ADDR switch to INCREMENT will cause the current instruction address to be counted up by one, as shown in figure 3-226 and the contents of this updated address to be displayed in the DISPLAY indicators. Thus, the operator can display the contents of sequential memory locations by repeatedly moving the INSTR ADDR switch to INCREMENT. The logic sequence for the INCREMENT function is given in table 3-105.

3-122 Clear Memory Function

When the CPU RESET/CLEAR and the SYSTEM RESET/CLEAR pushbuttons are pressed simultaneously, signal CLEAR MEM is true, and all core memory locations are cleared to zero.

Table 3-102. DATA ENTER/CLEAR Sequence

PCP Phase	Function Performed	Signals Involved	Comments
PCP2	Go to PCP3	S/PCP3 = (NHALT KAS/1 KAS/2 + ...) PCP2/1 NIOCON NDCSTOP	
PCP2/3	One clock long 0's $\not\rightarrow$ A	AX = AXZ + ... AXZ = PCP3 + ...	
PCP4	One clock long KCLEAR/B \Rightarrow (S0-S31) $\not\rightarrow$ (D0-D31) KENTER/B \Rightarrow Data SW $\not\rightarrow$ A Preset S \rightarrow C Preset A or D \rightarrow S	DXS = PCP4 KCLEAR/B + ... AXK = PCP4 KENTER/B + ... (S/CXS) = PCP4 KENTER/B + ... S/SXAORD = PCP4 + ...	
PCP5	One clock long Enter Data \Rightarrow (S0-S31) $\not\rightarrow$ (D0-D31) (S0-S31) \rightarrow (C0-C31) (A0-A31) or (D0-D31) \rightarrow (S0-S31) Preset B \rightarrow S	DXS = PCP5 KENTER/B + ... S/SXB = PCP5 NBRPCP5 + ...	Preset in PCP4
PCP6	One clock long (B0-B31) \rightarrow (S0-S31) Set HALT flip-flop	S/HALT = PCP6 + ...	Preset in PCP5
PCP1	One clock long Preset D \rightarrow S for PCP2	(S/SXD) = PCP1 + ...	
PCP2	Idle (D0-D31) \rightarrow (S0-S31) \rightarrow display indicators Reset HALT flip-flop	R/HALT = PCP2 NKAS/B + ...	Preset during PCP1 No control switch action




Figure 3-224. STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram




Figure 3-225. DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram

Table 3-103. Store INSTR ADDR/STORE SELECT ADDR Sequence

PCP Phase	Function Performed	Signals Involved	Comments
PCP2	Enable signal (S/SXD) Go to PCP3	(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON S/PCP3 = (NHALT KAS/1 KAS/2 + ...) PCP2/1 NIOCON NDCSTOP	Preset adder for D → S in PCP3
PCP2/3	One clock long (D0-D31) → (S0-S31) 0's → A (P16-P31) → (B16-B31)	Adder logic preset in PCP2 AX = AXZ + ... AXZ = PCP3 + ... BXP = PCP3 SWK5 + ... R/PCP2 = PCP3	For display PRESET during PCP2 Transfer address in PSW1 to B-register
PCP4	Enable signal (S/SXAORD) STORE SELECT ADDR ⇒ Address switches → P Set flip-flop MBXS Set flip-flop DRQ	(S/SXAORD) = PCP4 + ... P XK = PCP4 SWK5 S/MBXS = (S/MBXS) + ... (S/MBXS) = PCP4 SWK3 + ... S/DRQ = (S/MBXS) + ...	Preset adder logic for A or D → S in PCP5 Transfer address switch outputs to P-register Prepare for memory write Data request. Inhibits transmission of another clock until data release received from memory
PCP5	One clock long (A0-A31) or (D0-D31) → (S0-S31) (S0-S31) → (MB0-MB31) Preset B → S for PCP6	Adder logic preset in PCP4 MBXS set in PCP4 S/SXB = PCP5 NBRPCP5 + ...	Store address in D-register in instruction address or address pointed to by SELECT ADDRESS switches
PCP6	One clock long (B0-B31) → (S0-S31) (S0-S31) → (P0-P31)	Preset in PCP5 PXS = PCP6 SWK5 + ...	Return program address to P-register

Table 3-104. DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence

PCP Phase	Function Performed	Signals Involved	Comments
PCP2	(D0-D31) → (S0-S31) (S0-S31) → display indicators Go to PCP3	(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON S/PCP3 = (NHALT KAS/1 KAS/2 + ...) PCP2/1 NIOCON NDCSTOP	For display
PCP3	(P0-P31) → (B0-B31)	BXP = PCP3 SWK5 + ...	Save instruction address in P-register
PCP4	DISPLAY SELECT ⇒ Enable signal PXK Set flip-flop MRQ Set flip-flop DRQ	PXK = PCP4 SWK5 S/MRQ/2 = PCP4 SWK4 + ... S/DRQ = S/MRQ/2 + ...	Transfer to P-register address selected by SELECT ADDR switches Request for memory cycle Data request. Inhibits transmission of another clock until data release received from memory
PCP5	One clock long (MB0-MB31) → (C0-C31) (C0-C31) → (D0-D31) Preset B → S	CXMB = DG (data gate) DXC = PCP5 SWK4 + ... S/SXB = PCP5 NBRPCP5 + ...	Read contents of program address or address pointed to by SELECT ADDRESS switches from memory into D-register by way of C-register
PCP6	One clock long (B0-B31) → (S0-S31) (S0-S31) → (P0-P31)	PXS = PCP6 SWK5 + ...	Return program address to P-register if replaced by selected address
PCP1	One clock long Preset D → S	S/SXD = PCP1 + ...	Prepare to display D-register contents
PCP2	Idle	R/HALT = PCP2 NKAS/B + ...	

Table 3-106. Clear Memory Sequence

Phase	Function Performed	Signals Involved	Comments
<p>Switches and signals involved:</p> <p>CPU RESET/CLEAR \implies KCPURESET, KCPURESET/B</p> <p>and</p> <p>SYSTEM RESET/CLEAR \implies KSYSR, KSYSR/B</p> <p>COMPUTE in IDLE \implies NKAS/B, NKRUN (necessary for clear memory operation)</p>			
PCP2	<p>Idle phase — sustained until CPU RESET/CLEAR and SYSTEM RESET/CLEAR are pressed</p> <p>Reset HALT flip-flop</p> <p>Inhibit interrupts during idle phase</p> <p>Enable signal (S/SXD)</p> <p>Set flip-flop PCP3</p>	<p>R/HALT = (R/HALT)</p> <p>(R/HALT) = PCP2 NKAS/B</p> <p>(S/INTRAP) = N(PCP2 NKRUN)</p> <p>(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON + ...</p> <p>S/PCP3 = (S/PCP3)</p> <p>(S/PCP3) = PCP2/1 NIOCON NDCSTOP (CLEARMEM + ...)</p> <p>CLEARMEM = NKAS/B KSYSR/B KCPURESET/B</p>	<p>Inhibit setting of first of interrupt phase sequence flip-flops</p> <p>Preset adder logic for D \longrightarrow S in PCP3</p> <p>Go to PCP phase 3</p>
PCP3	<p>One clock long</p> <p>(D0-D31) \longrightarrow (S0-S31)</p> <p>(S0-S31) \nrightarrow (B0-B31)</p> <p>NIOFS = Reset IOSC</p> <p>0 \nrightarrow (A0-A31)</p> <p>Enable signal (S/SXA)</p>	<p>Adder logic preset in PCP2</p> <p>BXS = PCP3 SWK12 + ...</p> <p>SWK12 = SWK1 + SWK2</p> <p>SWK1 = CLEARMEM + ...</p> <p>R/IOSC = PCP3 NIOFS</p> <p>AX = AXZ + ...</p> <p>AXZ = PCP3 + ...</p> <p>(S/SXA) = PCP3 + ...</p>	<p>Transfer next instruction in D-register to B-register</p> <p>Cancel internal I/O service call enable</p> <p>Clear A-register</p> <p>Preset adder logic for A \longrightarrow S in PCP4</p>

(Continued)

Table 3-106. Clear Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP4	<p>One clock long</p> <p>Enable signal (S/SXAORD)</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (D0-D31)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop DRQ</p>	<p>(S/SXAORD) = PCP4 + ...</p> <p>Adder logic preset in PCP3</p> <p>DXS = PCP4 SWK12 + ...</p> <p>S/MBXS = (S/MBXS)</p> <p>(S/MBXS) = PCP4 SWK1</p> <p>S/DRQ = (S/MBXS) + ...</p>	<p>Preset adder logic for A or D → S in PCP5</p> <p>Clear D-register by transferring zeros in A-register to D-register</p> <p>Prepare for memory write</p> <p>Data request. Inhibits transmission of another clock until data release received from core memory</p>
PCP5	<p>Sustained until switches released</p> <p>(A0-A31) or (D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (MB0-MB31)</p> <p>P + 1 ↗ P</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop DRQ</p>	<p>Adder logic preset in PCP4</p> <p>Memory write preset in PCP4</p> <p>PUC31 = PCP5 SWK1</p> <p>S/MBXS = (S/MBXS)</p> <p>(S/MBXS) = PCP5 SWK1 + ...</p> <p>(S/DRQ) = (S/MBXS) + ...</p>	<p>Place zeros on memory bus (A- and D-registers both contain zeros)</p> <p>Add 1 to P-register each PCP5 to address all memory locations</p> <p>Preset for memory write to write zeros into each addressed memory location as PCP5 repeats</p> <p>Data request. Inhibits transmission of another clock until data release received from core memory with each memory access</p>

(Continued)

Table 3-106. Clear Memory Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP5 (Cont)	<p>Enable signal (S/SXA)</p> <p>Enable signal (S/SXB)</p> <p>Repeat PCP5 as long as both switches are pressed</p> <p>Set flip-flop PCP6 when switches are released</p>	<p>(S/SXA) = BRPCP5 + ...</p> <p>(S/SXB) = PCP5 NBRPCP5</p> <p>BRPCP5 = PCP5 CLEARMEM + ...</p> <p>S/PCP6 = PCP5 NBRPCP5</p>	<p>Preset adder logic for A → S with each repetition of PCP5</p> <p>Preset adder logic for B → S in last PCP5</p> <p>All memory locations are cleared while switches are pressed</p> <p>Go to PCP phase 6</p>
PCP6	<p>(B0-B31) → (S0-S31)</p> <p>(S0-S31) → (D0-D31)</p> <p>Set HALT flip-flop</p>	<p>Adder logic preset in PCP5</p> <p>DXS = PCP6 SWK12 + ...</p> <p>S/HALT = (S/HALT)</p> <p>(S/HALT) = PCP6 + ...</p>	<p>Return next instruction to D-register</p> <p>Halt computer</p>
PCP1	Enable Signal (S/SXD)	(S/SXD) = PCP1 + ...	Preset adder logic for D → S in PCP2
PCP2	<p>Idle phase</p> <p>(D0-D31) → (S0-S31) → DISPLAY indicators</p>	Preset in PCP1	

Table 3-107. Load Sequence

Phase	Function Performed	Signals Involved	Comments
PCP2	<p>Signals true:</p> <p>KFILL/B, KAS/1, KAS/2, SWK1</p> <p>Idle phase</p> <p>Reset HALT flip-flop</p> <p>Inhibit signal (S/INTRAP)</p>	<p>SWK1 = KFILL/B + ...</p> <p>R/HALT = (R/HALT)</p> <p>(R/HALT) = PCP2 NKAS/B + ...</p> <p>(S/INTRAP) = N(PCP2 NKRUN)</p>	Inhibit interrupts during idle phase

(Continued)

Table 3-107. Load Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP2 (Cont)	Enable signal (S/SXD)	(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON	Preset adder logic for D → S in PCP3
	Set flip-flop PCP3	S/PCP3 = PCP2/1 NIOCON NDCSTOP (NHALT KAS/1 KAS/2 + ...)	Go to PCP phase 3
PCP3	One clock long (D0-D31) → (S0-S31) (S0-S31) ↗ (B0-B31) NIOFS ⇒ Reset IOSC Enable signal (S/SXA)	Adder logic preset in PCP2 BXS = PCP3 SWK12 SWK12 = SWK1 + SWK2 R/IOSC = PCP3 NIOFS (S/SXA) = PCP3 + ... R/PCP2 = PCP3	Save next instruction in B-register Reset IO service call if no function strobe Preset adder logic for S → A in PCP4
PCP4	One clock long Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ (A0-A31) → (S0-S31) (S0-S31) ↗ (D0-D31) Enable signal (S/SXAORD)	S/MBXS = (S/MBXS) (S/MBXS) = PCP4 SWK1 S/MRQ = (S/MBXS) + ... S/DRQ = (S/MBXS) + ... Adder logic preset in PCP3 DXS = PCP4 SWK12 (S/SXAORD) = PCP4 + ...	Prepare for memory write Request for core memory cycle Data request. Inhibits transmission of another clock until data release received from memory Zeros transferred from A-register to D-register Preset adder logic for A or D → S in PCP5

(Continued)


Table 3-107. Load Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP4 (Cont.)	Set X'20' in P-register	S/P26 = PCP4 KFILL/B R/P15-P31 = PX PX = PCP4 KFILL/B	Address location X'20' to load first word of bootstrap program
PCP5	<p>One clock long (A0L-A31L) \rightarrow (A0-A31)</p> <p>First pass \Rightarrow (A0-A31) or (D0-D31) \rightarrow (S0-S31)</p> <p>Not last pass \Rightarrow Enable signal (S/SXA)</p> <p>Not first pass \Rightarrow (A0-A31) \rightarrow (S0-S31)</p> <p>(S0-S31) \rightarrow (MB0-MB31)</p> <p>Set flip-flop MBXS</p> <p>Set flip-flop MRQ</p> <p>Set flip-flop DRQ</p>	<p>AXLOAD = PCP5 KFILL/B</p> <p>Adder logic set in PCP4 (S/SXA) = BRPCP5</p> <p>Adder logic preset in previous PCP5</p> <p>Memory write preset in PCP4 or previous PCP5</p> <p>S/MBXS = (S/MBXS) (S/MBXS) = PCP5 SWK1 + ... S/MRQ = (S/MRQ/2) + ... (S/MRQ/2) = BRPCP5 + ... S/DRQ = (S/DRQ) (S/DRQ) = (S/MBXS) + ...</p>	<p>Load bootstrap program into A-register. A0L-A-31L logic decodes P-register contents to set correct instruction in A-register for each bootstrap address from X'20' to X'29'. When (P) = X'24', indicating that next location to be loaded is X'25', A21L-A31L contain outputs of UNIT ADDRESS switches, KUA21-KUA31</p> <p>Write zeros into location X'20'</p> <p>Preset adder logic for A \rightarrow S in next PCP5</p> <p>Place successive A-register contents on sum bus to be written in memory</p> <p>Load bootstrap program into memory</p> <p>Prepare for memory write in next PCP5</p> <p>Request for core memory cycle in next PCP5</p> <p>Data request. Inhibits transmission of another clock until data release received from memory</p>

(Continued)


Table 3-107. Load Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PCP5 (Cont.)	$P + 1 \rightarrow P$ Sustain PCP5 until P-register contains X'00000029' Last pass \Rightarrow Set flip-flop PCP6	PUC31 = PCP5 SWK1 BRPCP5 = PCP5 N(P28 P31) K FILL/B S/PCP6 = PCP5 NBRPCP5	Add one to P-register. Contents during each loop through PCP5 to address successive bootstrap locations Location X'29' is last bootstrap location Go to PCP phase 6
PCP6	$(B0-B31) \rightarrow (S0-S31)$ $(S0-S31) \rightarrow (D0-D31)$ Set HALT flip-flop Set X'25' in P-register Set X'02000000' in D-register	Adder logic preset in last PCP5 DXS = PCP6 + ... S/HALT = (S/HALT) (S/HALT) = PCP6 + ... S/P26 } S/P29 } = RESET/C S/P31 } RESET/C = PCP6 K FILL/B + ... R/P15-P31 = PX PX = PCP6 K FILL/B S/D6 = RESET /C RESET/C = PCP6 K FILL/B	X'02000000' into D-register making next instruction a "no operation" (LCFI with zeros in bits 10 and 11) Location X'26' is first executed instruction in bootstrap program. One is added to P-register contents in PH10 when COMPUTE switch is set to RUN Ensure that no operation instruction is in D-register
PCP1	Enable signal (S/SXD)	(S/SXD) = PCP1 + ...	Preset adder logic for D \rightarrow S in PCP2
PCP2	Idle $(D0-D31) \rightarrow (S0-S31) \rightarrow$ DISPLAY indicators	Preset in PCP1	



901172A. 311

Figure 3-227. Clear Memory, Flow Diagram



901172A. 320

Figure 3-228. Load, Flow Diagram

3-126 INTEGRAL INPUT/OUTPUT PROCESSOR

3-127 General

The Sigma 5 integral IOP controls data transfer between core memory and one or more peripheral devices. To do this, the integral IOP uses standard CPU registers and circuits together with registers and circuits which have only an I/O function. Since portions of the integral IOP are an integral part of the CPU, the term integral IOP refers to a functional rather than a physical unit.

Figure 3-229 shows the functional circuit groups included in the integral IOP. Blocks with heavy lines denote circuit groups used only for I/O purposes.

3-128 Address and Priority Assignment

IOP address 000 is assigned exclusively to the integral IOP. Interrupt priority is determined by the relative position of an IOP within the interrupt priority chain; the integral IOP may be placed at the discretion of the user, at any level within the priority chain. The integral IOP is not involved in memory priority, since it cannot access memory independently, but only by normal CPU channels.

3-129 Capabilities

Eight I/O channels are standard equipment with the Sigma 5 integral IOP; that is, the integral IOP can service eight device controllers. Additional I/O channels are available, in 8-channel increments, as an option. The maximum number of I/O channels, including the eight standard channels, is 32. For the remainder of this discussion it is assumed, unless stated otherwise, that the integral IOP has a full complement of 32 I/O channels.

Each increment of eight I/O channels is termed a group, and labeled 1 through 4. Of these, group 1 controls multidevice device controllers, each capable of handling 16 devices. Therefore, the maximum number of devices that can be accommodated by the integral IOP is 152, as illustrated in figure 3-230.

3-130 I/O Fast Memory IOFM

GENERAL. The I/O fast memory consists of 32 channel registers, distributed among four 8-channel groups. Each group is made up of five FT25 fast memory modules. Group 1 is typical and is illustrated in figure 3-231. Each channel register is dedicated to a device controller and contains 80 bits. To form the 80 bits, each channel register is distributed twice across the five FT25 modules; 40 bits are contained in the top half channel and 40 bits in the bottom half channel. Channel 0 in figure 3-231 is detailed to show byte distribution, and channel 7 is detailed to show

byte information assignment. The bit index in figure 3-231 defines bit information assignment.


Each channel register is divided into four memory access areas, labeled 0 through 3; area selection is controlled by address bits IOFR8 and IOFR9. Areas 0 and 1 each contain four bytes in a channel (bytes 0 through 3), and areas 2 and 3 each contain one byte in a channel (byte 4). Group and channel selection is controlled by address bits LI03 through LI07 according to the codes shown in the group and channel selection charts in figure 3-231.

FT25 FAST MEMORY MODULE. Figure 3-232 is a simplified logic diagram of a typical FT25 fast memory module as used in the I/O fast memory. The module depicted in figure 3-232 represents byte 0 for both upper and lower half channels of channels 0 through 7 in group 1. The basic unit of memory is memory element SDS 304. There are 16 memory elements in an FT25 module, labeled A1 through A16, each with an 8-bit storage capacity. Data distribution is as follows: memory element A1 stores eight bit 0's, one for each of upper half channels 0 through 7; memory element A2 stores bit 1's for upper half channels 0 through 7; memory element A9 stores bit 0's for lower half channels 0 through 7; and so on.

To write into the fast memory module, the information code is placed on the fast memory input (RW) lines and applied as data inputs. After entering the module, the input lines are changed to write I/O lines with designations applicable to each module. In the example shown in figure 3-232 the input line designations are W/IO1B0/X, indicating that this module represents byte 0's for all 16 half channels in group 1. When clock signal K/IOB0/0 and I/O enable term IOFM are both high, the information contained in the data input lines is stored in this module within the half channel specified by the address lines. The address configuration shown in figure 3-232 selects either half channel of channel 0 in group 1; the state of IOFR9 determines which half channel is selected.


Data is read out of the module without the use of the clock signal. When I/O enable term IOFM is high, the contents of the half channel selected by the address lines are placed on data output lines RR0 through RR7 and become available for use.

In figure 3-232 the data input lines shown are RW0 through RW7. These same input lines are connected to three additional FT25 modules (byte 0 group 2, byte 0 group 3, and byte 0 group 4). Similarly, input lines RW8 through RW15 are connected to the four byte 1 modules and input lines RW24 through RW31 are connected to the four byte 3 modules. Data input lines RW16 through RW23 are shared by the four byte 2 modules with the four byte 4 modules; when address bit IOFR8 is false, the byte 4 modules cannot be accessed; when address bit IOFR8 is true, only the byte 4 modules can be accessed.



901172A, 3603

Figure 3-229. Integral IOP, Functional Block Diagram



901172A, 3602

Figure 3-230. Integral IOP, Device Controller/Device Configuration




Figure 3-231. I/O Fast Memory, Group Organization




Figure 3-232. Fast Memory Module FT25, Logic Diagram

3-131. I/O Address Register IOFR

The I/O address register is a 10-bit flip-flop register used for selecting the group number, channel number, and area in the IOFM register. Group and channel number selection are controlled by the eight high order bits IOFR0 through IOFR7. Area selection is controlled by the two low order bits IOFR8 and IOFR9.

Input to the eight high order bits is obtained either from the A-register or from the function response lines, as follows:

- S/IOFR0 = A0 IOFRXA + FR0 IOFRXFR
- ⋮
- S/IOFR7 = A7 IOFRXA + FR7 IOFRXFR
- C/IOFR0-IOFR7 = CL
- R/IOFR0-IOFR7 = IOFRX
- IOFRXA = FAIO PH3 (Execution phase of an SIO, HIO, TIO, or TDV instruction when A-register contains device controller/device address)
- IOFRXFR = IOENIN + FUAIO P5·8·7
- IOENIN = Service call processing phase when device controller places its address on the function response lines FR0-FR7 in response to an ASC
- FUAIO P5·8·7 = Execution phase for an AIO instruction when device controller places its address on function response lines FR0-FR7 in response to an interrupt query
- IOFRX = FAIO PH3 + FUAIO P5·8·7 + IOENIN

The two low order bits, IOFR8 and IOFR9, are controlled by general transfer terms used for transferring data to and from the IOFM register, as follows:

- S/IOFR8 = (S/IOFR8)
- (S/IOFR8) = (S/AXRR/4) + (SRW/4)
- C/IOFR8 = CL
- R/IOFR8 = ...
- S/IOFR9 = (S/IOFR9) IOPOP
- (S/IOFR9) = (S/AXRR/3) + (SRW/3) + (S/AXRR/6)
- C/IOFR9 = CL
- R/IOFR9 = ...
- (S/AXRR/3) = IOPH1 SW8 ORDSW4 + IOPH1 SW8 NIODC DASW4 + IOPH0 SW9 + IOPH0 SW8 IOPH10 + IOPH0 SW11 IFAST

- (S/AXRR/4) = FAIO/1 PH5 (SW11 + SW10 NR31) + IOPH0 SW12 DOR IOR + IOPH1 SW8 DASW4 IODC + IOPH3 SW8
- (S/AXRR/6) = FAIO/1 PH5 (SW11 + SW8 NSW7 NFUMH) + IOPH3 SW8
- (S/RW/3) = IOPH0 SW10 NIOPH10 + FAIO PH9 SW0 VALST + IOPH1 SW12 + IOPH1 SW11 NSW3 NIFAM + IOPH3 SW12
- (S/RW/4) = FAIO PH5 SW13 VALST + FAIO PH9 SW0 VALST + IOPH3 (SW11 + SW12)

3-132 I/O Data Register IODA

The I/O data register is a 9-bit flip-flop register used for transmitting one byte of information (data, address, order, or terminal order) to the device controller. Eight of the nine bits, IODA0 through IODA7, store the actual byte of information to be transmitted. The ninth, IODAP, is the data parity bit.

Input to the four high order bits, IODA0 through IODA3, is obtained either from the A-register or, in the case of a terminal order, from flags and status bits stored in the D- and B-registers, as follows:

- S/IODA0 = (S/IODA0) + TODATA SW0 DI + A0 IODAXA
- (S/IODA0) = (S/B3) + (S/B4)
- (S/B3) = TORDIN (...)
- (S/B4) = TORDIN (...)
- TODATA = Terminal order condition during the phase sequence of any of the four service cycles
- TORDIN = Terminal order condition during an order-in phase sequence
- IODAXA = Term used for transferring data from the A-register = IOPH3 SW15 NSW4 + FAIO PH3 + DATAOUT IOPH0 SW13 ND7
- IOPH3 SW15 NSW4 = Phase during order-out phase sequence when A-register stores order
- FAIO PH3 = Execution phase during an I/O instruction when A-register stores device controller/device address

DATAOUT IOPH3 SW13 ND7 = Phase during data-out phase sequence when A-register stores data, and the skip flag is not high

- R/IODA0 = IODAX
- IODAX = (R/IODA)
- (R/IODA) = FUAIO PH5 SW8 NSW7 + TODATA + IOENIN + IODAXA
- C/IODA0 = CL
- S/IODA1 = TODATA SW0 ND0 + A1 IODAXA
- C/IODA1 = CL
- R/IODA1 = IODAX
- S/IODA2 = TODATA D2 + A2 IODAXA
- C/IODA2 = CL
- R/IODA2 = IODAXA
- S/IODA3 = TODATA B4 + A3 IODAXA
- C/IODA3 = CL
- R/IODA3 = IODAXA

Input to bits IODA4 through IODA7 is obtained from the A-register only:

- S/IODA4 = A4 IODAXA
- ⋮
- S/IODA7 = A7 IODAXA
- R/IODA4 = R/IODA5-IODA7 = IODAXA
- C/IODA4 = C/IODA5-IODA7 = CL

Parity flip-flop IODAP has a dual function: one for data-out and another for data-in. During data-out, odd parity is established by parity generator term IOPG. Flip-flop IODAP assumes the state of IOPG and, accordingly, drives the data parity line /DAP/. During data-in, flip-flop IODAP is set if the byte received from the device controller does not pass parity and a parity check is required. The complete logic for IODAP is as follows:

- S/IODAP = IOPH0 SW13 DATAOUT IOPG + IOPH0 SW14 DATAIN NIOPC PC
- IOPG = Sum of true data bits is even
- NIOPC = Byte from device controller did not pass parity
- PC = Parity check required, as specified by device controller
- R/IODAP = IOPH0 SW13
- C/IODAP = CL

3-133 Address Conversion Circuits

The address conversion circuits sample bits IOFR0 through IOFR7 of the address register and, accordingly, provide a 5-bit output, LIO3 through LIO7, to the I/O fast memory. Bits LIO3 and LIO4 are used to select one of four channel groups, and bits LIO5 through LIO7 select one of eight channels within the selected group. Bits IOFR8 and IOFR9 of the address register are applied directly to the I/O fast memory and are used to select the proper area. The bit conversion logic is as follows:

- LIO3 = IOFR3 NIOFR0
- NIOFR0 = Specifies a single-device device controller
- LIO4 = IOFR4 NIOFR0
- LIO5 = IOFR5 NIOFR0 + IOFR1 IOFR0
- IOFR0 = Specifies a multidevice device controller
- LIO6 = IOFR6 NIOFR0 + IOFR2 IOFR0
- LIO7 = IOFR7 NIOFR0 + IOFR3 IOFR0

In the case of a single-device device controller (IOFR0 = 0), bits LIO3 through LIO7 follow bits IOFR3 through IOFR7, allowing IOFR3 and IOFR4 to control group selection and bits IOFR5 through IOFR7 to control channel selection. In the case of a multidevice device controller (IOFR0 = 1), channel selection is controlled by bits IOFR1 through IOFR3 via LIO5 through LIO7, and group 1 is selected automatically by the logic NLIO3 NLIO4 (see figure 3-231 for the group selection chart).

3-134 Instructions, Commands, Orders

See Sigma 5 Computer Reference Manual, SDS Publication No. 900959.

3-135 Integral IOP/Device Controller Interface

See Interface Design Manual, SDS Publication No. 900973.

3-136 Service Cycles

See Interface Design Manual, SDS Publication No. 900973.

3-137 I/O Phase Sequencing

GENERAL. Input/output operations fall into two categories: instructions, which are CPU-initiated, and service cycles, which are initiated when a device controller generates a service call. Instructions are processed in a sequence of CPU phases and subphases and are described in tables 3-89 through 3-92. The following paragraphs describe the device controller-initiated I/O operations.

I/O PHASES AND SUBPHASES. Service calls are processed in a sequence of connect phases, IOSC and IOEN NIOIN,

preliminary phase IOEN IOIN NIOPH1, and main phases IOPH0 through IOPH3. Each main phase is divided into from one to eight subphases, SW8 through SW15. The four main phases are not necessarily sequential and are sustained until reset. The eight subphases are normally sequential; branching terms are used to alter the sequence. The logic for the main phases and subphases is shown below.

S/NIOPH0 = RESET/A + (R/IOPH0)
 (R/IOPH0)= IOR IOPH0 SW12
 + IOPH0 SW15
 + IOPH0 SW14 DATAOUT
 NVDATAOUT
 R/NIOPH0 = (S/IOPH0)
 (S/IOPH0)= IOENIN + (R/IOPH2)
 + (IOPH3 SW15)
 S/NIOPH1 = RESET/A + (R/IOPH1)
 (R/IOPH1)= IOPH1 SW8 DASW4 IODC
 R/NIOPH1 = (S/IOPH1)
 (S/IOPH1)= IOPH0 SW15
 + IOB0 IOENNIN
 + IOPH0 SW14 DATAOUT
 NVDATAOUT
 S/NIOPH2 = RESET/A + (R/IOPH2)
 (R/IOPH2)= BCZ IOPH2 (SW14 + SW15)
 R/NIOPH2 = (S/IOPH2)
 (S/IOPH2)= IOPH0 SW12 IOR NDOR
 S/NIOPH3 = RESET/A + IOPH3 SW15
 R/NIOPH3 = (S/IOPH3)
 (S/IOPH3)= IOPH0 SW12 DOR IOR
 + IOPH1 SW8 IODC DASW4
 S/SW8 = NRESET/A BRSW8
 R/SW8 = ...
 S/SW9 = SW8 STEP815
 STEP815 = NBRW13 NBRW15 NRESET/A
 NBRW8 NBRW10 NBRW11
 NBRW12
 R/SW9 = ...
 S/SW10 = NRESET/A BRSW11 + SW9 STEP815
 R/SW10 = ...
 S/SW11 = NRESET/A BRSW11 + SW10 STEP815
 R/SW11 = ...

S/SW12 = NRESET/A BRSW12 + SW11
 STEP815
 R/SW12 = ...
 S/SW13 = NRESET/A BRSW13 + SW12
 STEP815
 R/SW13 = ...
 S/SW14 = SW13 STEP815
 R/SW14 = ...
 S/SW15 = NRESET/A BRSW15 + SW14
 STEP815
 R/SW15 = ...

INDICATORS SW0 THROUGH SW7. During the I/O phase sequencing, flip-flops SW0 through SW7 indicate the following I/O-related conditions, as follows:

SW0 = Zero byte count
 SW1 = Order (when true) or data (when false)
 SW2 = Out (when true) or in (when false)
 SW3 = Terminal order condition
 SW4 = Data chaining condition
 SW5 = Transfer in channel condition
 SW6 = End data; line /ED/ follows SW6
 SW7 = End service; line /ES/ follows SW7

PHASE SEQUENCE CHARTS. The I/O phases associated with service cycles are described in eight phase sequence charts and one summary chart, as follows:

Table 3-108 – Service Call Connect Phases. Initiated when the first service call is received and ended when flip-flop IOIN is set. If two successive service calls are processed, the connect phases of the second service call overlap with the restoration phases of the first service call, as shown in table 3-115. A typical timing sequence of the service call connect phases is illustrated in figure 3-233.

Table 3-109 – I/O Setup Phase Sequence. Deals with the saving of the interrupted instruction, storing the address of the device controller that generated the SC, and storing the service cycle type specified by the device controller. Events described in this table are common to all service cycles, and occur before the events described in table 3-110, table 3-112, table 3-113, or table 3-114, as applicable.

Table 3-110 – Order-Out Phase Sequence. Describes a sequence of events applicable only to the order-out service cycle. Other events occurring during the order-out service

cycle, but which are common to all service cycles, are described in tables 3-109 and 3-115.

Table 3-111 – Data Chaining Phase Sequence. The sequence of events described in this table is similar to table 3-110, and is entered, under certain conditions, from a data-out or data-in phase sequence.

Table 3-112 – Data-Out Phase Sequence. Describes a sequence of events that occurs only during the data-out service cycle.

Table 3-113 – Data-In Phase Sequence. Describes a sequence of events that occurs only during a data-in service cycle.


Table 3-114 – Order-In Phase Sequence. Describes a sequence of events that occurs only during an order-in service cycle.

Table 3-115 – I/O Restoration Phase Sequence. Deals with the restoring of the interrupted instruction, and is common

to all service cycles. Note that certain phases of this table, such as IOPH1 SW9, also appear in table 3-110. This is the same phase, and was placed in table 3-115 to avoid repeating events common to all service cycles.

Table 3-116 – I/O Abort Phase Sequence. Deals with conditions resulting from an aborted service call.

Table 3-117 – Summary of I/O Phase Sequences. Combines the phases listed in tables 3-109 through 3-115 in a chronological order, and describes the main events occurring in each phase. Where no entry appears in the general activities column, that phase is entered only during those service cycles that have an entry in the corresponding special activities column. For example, phases IOPH2 are entered only during a data-out service cycle. On the other hand, if an entry appears in the general activities column, that phase is entered in the course of every service cycle, regardless of whether or not there is an entry in the corresponding special activities column.



901172A. 3604

Figure 3-233. Service Call Connect Phases, Typical Timing Sequence

Table 3-108. Service Call Connect Phase Sequence

Phase	Function Performed	Signals Involved	Comments
ENTRY	<p>Device controller may raise service call during any CPU phase</p> <p>Integral IOP will defer SC acknowledgement if SC inhibit is present</p> <p>If not SCINH, set flip-flop IOSC</p>	<p>SC = /SC/</p> <p>SCINH = PCP2 RQBZO + PCP2/1 IOACT + PCPACT + IOWD + FAIO NPH9 NPCP2 + RESET/KS + N(IOPH1 SW9) IOACT + PH10</p> <p>S/IOSC = (S/IOSC) (S/IOSC) = SC NSCINH IOPOP IOPOP = Integral IOP option present R/IOSC = PCP3 NIOFS + IOPH1 SW13 IOBO + RESETIO + IOPH0 SW8</p>	<p>Override interrupt busy</p> <p>I/O active during PCP idle phase</p> <p>PCP active</p> <p>I/O watchdog timer runout</p> <p>Execution phase of I/O instruction</p> <p>KS reset</p> <p>I/O is processing previous service call, but IOPH1 SW9 has not yet occurred</p> <p>Prepare to acknowledge service call</p>
IOSC	<p>Enable signal /ASC/</p> <p>Set flip-flop IOFS</p> <p>Enable signal IOCON</p> <p>Inhibit RESETIO</p> <p>If PCP2: Inhibit (S/CXS)</p>	<p>/ASC/ = IOSC</p> <p>S/IOFS = (S/IOFS) (S/IOFS) = IOSC NPCP3 + ... R/IOFS = (R/IOFS) + IOPH1 SW13 IOBO + RESETIO</p> <p>IOCON = IOSC + IOIN</p> <p>RESETIO = RESIO + ... RESIO = (NRCPUIOCON ...) NRCPUIOCON = NIOCON + ...</p> <p>(S/CXS) = (PCP2/1 NIOCON ...) + ...</p>	<p>Acknowledge service call</p> <p>IOP connect</p>

(Continued)

Table 3-108. Service Call Connect Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOSC (Cont.)	Inhibit (S/PCP3)	(S/PCP3) = (PCP2/1 NIOCON ...) + ...	
	Inhibit 0 → PSW1	PSW1XS = (KCLRPSW1 NIOCON ...) + ...	
	Inhibit 0 → PSW2	PSW2XS = (PSW2XS) + ...	
		(PSW2XS) = (KCLRPSW2 NIOCON ...) + ...	
	Inhibit (S/SXD)	(S/SXD) = (PCP2/1 NIOCON ...) + ...	
	If SC was obtained in PH10:		
	Inhibit P + 1 → P	PUC31 = (PH10 NIOSC ...) + ...	
	Set flip-flop NPRE1	S/NPRE1 = N(S/PRE1)	
		(S/PRE1) = PRE1EN PH10 + ...	
		PRE1EN = (NIOSC ...)	
	Inhibit interrupt enable	IEN = (PH10 NIOSC ...)	
	Inhibit branch to PCP1	BRPCP1 = (PH10 NIOSC ...)	
	Set flip-flop IPH10	S/IPH10 = (S/IPH10)	
		(S/IPH10) = PH10 IOSC NIOINH	
	IOINH = INTRAP NPCP2		
	+ ADNH PH6		
	+ ABO PH6		
	+ (S/TRAP)		
	R/IPH10 = (R/IPH10)		
	S/IOEN = (S/IOEN)		
Set flip-flop IOEN at one of the four points at which I/O intervention is possible, whichever occurs first	(S/IOEN) = IOFS PCP2/1	Indicates CPU phase left at time SC was received. Used during IOPH1 SW13 as a reentry term	
	+ IOSC PH10 NIOINH		
	+ IOSC IOEN6 NIOINH		
	+ IOSC NIOINH IOPH1 SW11	Setting of flip-flop IOEN inhibits further CPU activities until I/O phase sequencing is completed	
		PCP idle phase	
	IOEN6 = (FAMDS + FAST/A	This intervention point occurs during an I/O phase sequence when a previous SC is being processed. See IOPH1 SW11 of table 3-113	
	+ FAST/B + FAFL + FARWD)		
	NDIOEXIT (NFPRR NFSHEX		
	IOEN6/1 PH6)	IOEN6 indicates that execution phase PH6 is in progress and that the instruction being executed qualifies for I/O intervention	
	IOEN6/1 = N(MC005Z + FADIV CC2		
	+ EWDM)		

(Continued)

Table 3-108. Service Call Connect Phase Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments
IOEN NIOIN	Set flip-flop IOIN at the next clock after the device controller returned FSL	S/IOIN = (S/IOIN) (S/IOIN) = IOEN FSL NPH6 NIOINH R/IOIN = RESET/A	Setting of flip-flop IOIN indicates that FSL has been returned and SC is about to be processed
	If IFAST/L or IFAMDS, enable signal (S/SXA)	(S/SXA) = FAMDS PREIO + ... PREIO = IOEN NIOIN NPCP2 NIOINH FAMDS = (IFAST/L + IFAMDS) NPH6 IFAST/L = FAST/L NIPH10 NPCP2 IFAMDS = FAMDS NIPH10 NPCP2	Prepare adder for A → S in IOEN NIOIN NIOPH1
	If device controller did not return FSL, reset flip-flop NIOB0 at the next clock following AVO	R/NIOB0 = (S/IOB0) (S/IOB0) = IOENNIN NIOINH AVO IOENNIN = IOEN NIOIN AVO S/NIOB0 = IOPH1 SW13 + RESET/A	Indicates I/O abort condition, as specified by AVO supplied by the device controller system; exit to phase IOEN NIOIN NIOPH1 IOB0 in table 3-116
	If IFAST/L, enable signal (S/CXS)	(S/CXS) = PREIO IFAST/L + ...	Prepare to transfer S → C in IOEN IOIN NIOPH1
	If IFAMDS, set flip-flop RW	S/RW = (S/RW/1) (S/RW/1) = (S/RW) + ... (S/RW) = IFAMDS PREIO	Prepare to transfer S → RW in IOEN IOIN NIOPH1

Table 3-109. I/O Setup Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOEN IOIN NIOPH1 T5L or T8L	One clock long. T8L if IFAMDS, T5L if IFAST/L		
	Reset flip-flops IODA0-IODA7	R/IODA0-IODA7 = IODAX IODAX = (R/IODA) (R/IODA) = IOENIN + ...	Clear IODA register
	(A0-A31) → (S0-S31)	SXA = Set at IOEN NIOIN clock	Transfer contents of A-register to sum bus
	If IFAMDS: (S0-S31) → (RW0-RW31) (R)	RWXS/0-RWXS/3 = RW + ... RW = Set at IOEN NIOIN clock	Transfer contents of sum bus to private memory register R

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOEN IOIN NIOPH1 T5L or T8L (Cont.)	If IFAST/L: (S0-S31) → (C0-C31)	CXS = Set at IOEN NIOIN clock	Transfer contents of sum bus to the C-register
	Reset flip-flop IOEN	R/IOEN = (R/IOEN) + ... (R/IOEN) = IOIN NIOPH1 + ...	
	Reset flip-flop IOFS	R/IOFS = (R/IOFS) + ... (R/IOFS) = IOIN NIOPH1 + ...	Drop function strobe
	(FR0-FR7) → (IOFR0-IOFR7)	IOFRXFR = IOENIN + ... IOENIN = IOEN IOIN NIOPH1 IOFRX = IOENIN + ...	Transfer device controller/device address to the IOFR register
	Enable signal (S/AXRR/2)	(S/AXRR/2) = IOENIN + ...	Prepare to transfer interrupt status, IOP status, and byte address from IOFM, area 00, to the A-register during IOPH0 SW8
	Reset flip-flop NIOFM	R/NIOFM = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/2) + ...	
	Maintain flip-flops IOFR8 and IOFR9 in a reset state	R/IOFR8 = ... R/IOFR9 = ...	
	Reset flip-flop NIOPH0	R/NIOPH0 = (S/IOPH0) (S/IOPH0) = IOENIN + ...	Prepare to exit to IOPH0 SW8
	Enable signal BRSW8	BRSW8 = IOENIN + ...	
	IOPH0 SW8 T5L	One clock long Reset flip-flop IOSC	R/IOSC = IOPH0 SW8 S/IOSC = SC (...)
(RR0-RR31) → (A0-A31)		AXRR = Set at NIOPH1 IOEN IOIN clock	Transfer byte address, IOP status, and interrupt status from IOFM, area 00, to the A-register
(IOFM): 		IOFM = Set at NIOPH1 IOEN IOIN clock	
(A): 		NIOFR8 = Reset at NIOPH1 IOEN IOIN clock NIOFR9 = Reset at NIOPH1 IOEN IOIN clock	
Disable signal PEM		PEM = PEM N(R/PEM) (R/PEM) = IOPH0 SW8 + ...	Erase previous parity error in memory condition

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW8 T5L (Cont.)	Set flip-flop RSCLN	S/RSCLN = (S/RSCLN) NCLEAR (S/RSCLN) = IOPH0 SW8 + ... R/RSCLN = ...	Disable clock at the end of this phase until the device controller returns RS
	If IFAST/L or IFAST/S and NIOPH10: (B15-B31) → (S15-S31)	SXB-0 through SXB-3 = SXB SXBF = SXBF NDIS + ... R/NSXBF = ... S/NSXBF = N(S/SXB) (S/SXB) = IOPH0 SW8 NIOPH10	Exchange contents of B-register with contents of P-register
	(S15-S31) ↗ (P15-P31)	PXS = IOPH0 SW8 IFAST + ... IFAST = IFAST/L + IFAST/S	
	(P15-P31) ↗ (B15-B31)	BXP = BXP/1 + ... BXP/1 = IOPH0 SW8 IFAST + ...	
	Enable signal (S/RW/2)	(S/RW/2) = IOPH0 SW8 NIOPH10	Prepare to transfer contents of B-register to IOFM, area 00, in IOPH0 SW9
	Reset flip-flop NIOFM	R/NIOFM = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/RW/2)	
	Maintain flip-flops IOFR8 and IOFR9 in a reset state	R/IOFR8 = R/IOFR9 = ...	
	Reset flip-flop NSXBF	R/NSXBF = ... S/NSXBF = N(S/SXB) (S/SXB) = IOPH0 SW8 NIOPH10	Prepare address for B → S in IOPH0 SW9
	Set flip-flop BRP	S/BRP = (S/BRP) + ... (S/BRP) = IOPH0 SW8 + ... R/BRP = (R/BRP)	Indicates that program address is now in P-register

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW8 T5L (Cont.)	<p>If IOPH10</p> <p>Enable signal (S/SXA)</p> <p>Reset flip-flop NAXRR</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR9</p> <p>Maintain flip-flop IOFR8 in a reset state</p> <p>Enable signal BRSW10</p>	<p>(S/SXA) = IOPH0 SW8 IOPH10 + ...</p> <p>IOPH10 = NPCP2 IPH10 + ...</p> <p>IPH10 = Set at phase IOSC clock</p> <p>R/NAXRR = N(S/AXRR)</p> <p>(S/AXRR) = (S/AXRR/3) + ...</p> <p>(S/AXRR/3) = IOPH0 SW8 IOPH10 + ...</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/3) + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>IOPOP = Integral IOP option present</p> <p>(S/IOFR9) = (S/AXRR/3) + ...</p> <p>R/IOFR9 = ...</p> <p>R/IOFR8 = ...</p> <p>BRSW10 = IOPH0 SW8 IOPH10 + ...</p>	<p>Prepare to transfer contents of IOFM, area 01, to A-register</p> <p>Branch to IOPH0 SW10</p>
IOPH0 SW9 T8L	<p>Entered if NIOPH10</p> <p>T8L minimum. Duration of clock controlled by device controller via RS</p> <p>(B0-B31) → (S0-S31)</p> <p>(S0-S31) ↗ (RW0-RW31)</p> <p>Enable signal (S/SXA)</p>	<p>SXB = Set at IOPH0 SW8 clock</p> <p>RW = Set at IOPH0 SW8 clock</p> <p>IOFM = Set at IOPH0 SW8 clock</p> <p>NIOFR8 = Reset at IOPH0 SW8 clock</p> <p>NIOFR9 = Reset at IOPH0 SW8 clock</p> <p>(S/SXA) = IOPH0 SW9 + ...</p>	<p>Transfer contents of B-register to sum bus</p> <p>Transfer contents of sum bus to IOFM, area 00</p> <p>Preset adder for A → S in IOPH0 SW10</p>

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPHO SW9 T8L (Cont.)	<p>Reset flip-flop NIOFM</p> <p>Enable signal (S/AXRR/3)</p> <p>Set flip-flop IOFR9</p> <p>Reset flip-flop IOFR8</p> <p>When RS, enable signal CLEN</p>	<p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/3) + ...</p> <p>(S/AXRR/3) = IOPHO SW9 + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>IOPOP = Integral IOP option present</p> <p>(S/IOFR9) = (S/AXRR/3) + ...</p> <p>R/IOFR9 = ...</p> <p>R/IOFR8 = ...</p> <p>CLEN = RSCLN NRSA RS + ...</p>	<p>Prepare to transfer contents of IOFM, area 01, to the A-register</p> <p>Enable clock when RS is obtained from device controller</p>
IOPHO SW10 T5L	<p>One clock long. This phase entered either from IOPHO SW8 or IOPHO SW9. If entered from IOPHO SW8, duration of clock controlled by device controller via RS</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S14) ↗ (B0-B14)</p> <p>(P15-P31) ↗ (B15-B31)</p> <p>If IOPHO:</p> <p>(RR0-RR31) ↗ (A0-A31)</p>	<p>Adder logic set at IOPHO SW8 clock or IOPHO SW9 clock, as applicable</p> <p>BXS/0 = BXS/1 = BXP/2 + ...</p> <p>BXP/2 = IOPHO SW10 + ...</p> <p>BXP = BXP/2</p> <p>AXRR = Set at IOPHO SW8 clock or IOPHO SW9 clock</p> <p>IOFM = Set at IOPHO SW8 clock or IOPHO SW9 clock</p> <p>IOFR9 = Set at IOPHO SW8 clock or IOPHO SW9 clock</p> <p>NIOFR8 = Reset at IOPHO SW8 clock</p>	<p>Transfer status from A-register through sum bus to the most significant half of B-register. Transfer contents of P-register to the least significant half of B-register</p> <p>Transfer byte count and flags from IOFM, area 01, to the A-register</p>

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW10 T5L (Cont.)	<p>Enable signal (S/SXA)</p> <p>Enable signal BRSW12</p> <p>If entered from IOPH0 SW8, enable signal CLEN when RS</p> <p>If NIOPH10</p> <p>Enable signal (S/SXC)</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR9</p> <p>Maintain flip-flop IOFR8 in a reset state</p>	<p>(S/SXA) = IOPH0 SW10 IOPH10 + ...</p> <p>BRSW12 = IOPH0 SW10 IOPH10</p> <p>CLEN = RSCLN NRSA RS + ...</p> <p>(S/SXC) = IOPH0 SW10 NIOPH10 + ...</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/RW/3) + ...</p> <p>(S/RW/3) = IOPH0 SW10 NIOPH10 + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/RW/3) + ...</p> <p>R/IOFR9 = ...</p> <p>R/IOFR8 = ...</p> <p>S/IOFR8 = (S/IOFR8)</p>	<p>Preset adder for A→S in IOPH0 SW12, and branch to SW12</p> <p>Enable clock when RS is obtained from device controller</p> <p>Prepare to transfer contents of C-register via sum bus to IOFM, area 01, in IOPH0 SW11</p>
IOPH0 SW11 T8L	<p>Entered if NIOPH10</p> <p>One clock long (C0-C31) → (S0-S31)</p> <p>(S0-S31) → (RW0-RW31) (01)</p> <p>Enable signal (S/SXA)</p>	<p>SXC = SXCF NDIS + ...</p> <p>R/NSXCF = ...</p> <p>S/NSXCF = N(S/SXCF)</p> <p>(S/SXCF) = Came true at IOPH0 SW10 clock</p> <p>RWXS/0-RWXS/3 = RW + ...</p> <p>S/RW = (S/RW/1) + ...</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = (S/RW/3) + ...</p> <p>(S/RW/3) = Came true during IOPH0 SW10 clock</p> <p>(S/SXA) = IOPH0 SW11 + ...</p>	<p>Transfer contents of C-register via sum bus to IOFM, area 01</p> <p>Preset adder for A→S in IOPH0 SW12</p>
IOPH0 SW12 T5L	<p>One clock long (A0-A31) → (S0-S31)</p> <p>(S0-S31) → (D0-D31)</p>	<p>SXA = Set at IOPH0 SW10 clock or IOPH0 SW11 clock, as applicable</p> <p>DXS = IOPH0 SW12 + ...</p>	<p>Transfer contents of A-register via sum bus to D-register</p>

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments															
IOPH0 SW12 T5L (Cont.)	<p style="text-align: center;">901172A.3607</p> <p>If A8, set flip-flop P32</p> <p>If A9, set flip-flop P33</p> <p>If DOR, set flip-flop SW1</p> <p>If IOR, set flip-flop SW2</p> <p>If order out</p> <p>Enable signal (S/AXRR/4)</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR8</p> <p>Reset flip-flop IOFR9</p> <p>Set flip-flop NIOPH0</p>	<p>S/P32 = A8 IOPH0 SW12 + ...</p> <p>R/P32 = PX-3</p> <p>S/P33 = A9 IOPH0 SW12 + ...</p> <p>R/P33 = PX-3</p> <p>S/SW1 = (S/SW1)</p> <p>(S/SW1) = DOR IOPH0 SW12 + ...</p> <p>R/SW1 = RESET/A</p> <p>S/SW2 = (S/SW2)</p> <p>(S/SW2) = IOR IOPH0 SW12 + ...</p> <p>R/SW2 = (R/SW2)</p> <table border="0" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding-right: 10px;"><u>DOR</u></td> <td style="padding-right: 10px;"><u>IOR</u></td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>= data in</td> </tr> <tr> <td>0</td> <td>1</td> <td>= data out</td> </tr> <tr> <td>1</td> <td>0</td> <td>= order in</td> </tr> <tr> <td>1</td> <td>1</td> <td>= order out</td> </tr> </table> <p>(S/AXRR/4) = IOPH0 SW12 DOR IOR + ...</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/4) + ...</p> <p>S/IOFR8 = (S/IOFR8)</p> <p>(S/IOFR8) = (S/AXRR/4) + ...</p> <p>R/IOFR8 = ...</p> <p>R/IOFR9 = ...</p> <p>S/NIOPH0 = (R/IOPH0)</p> <p>(R/IOPH0) = IOR IOPH0 SW12 + ...</p> <p>R/NIOPH0 = (R/IOPH0) + RESET/A</p>	<u>DOR</u>	<u>IOR</u>		0	0	= data in	0	1	= data out	1	0	= order in	1	1	= order out	<p>Flip-flops P32 and P33 are the byte level indicators</p> <p>By means of DOR and IOR the device controller specifies one of four types of service it requires. This condition is stored in flip-flops SW1 and SW2 until IOPH1 and SW13</p> <p>If order out, prepare to transfer most significant half of CDW address from IOFM, area 10, to the A-register</p> <p>Advance to IOPH3 SW8, as required to process the order-out service cycle</p>
<u>DOR</u>	<u>IOR</u>																	
0	0	= data in																
0	1	= data out																
1	0	= order in																
1	1	= order out																

(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW12 T5L (Cont.)	Reset flip-flop NIOPH3	R/NIOPH3 = (S/IOPH3)	
		(S/IOPH3) = IOPH0 SW12 DOR IOR	
		S/NIOPH3 = IOPH3 SW15 + RESET/A	
	Enable signal BRSW8	BRSW8 = IOPH0 SW12 DOR IOR + ...	
	If data out		
	Set flip-flops MRQ and DRQ	S/MRQ = (S/MRQ)	Prepare to read first word of data from core memory
		(S/MRQ) = (S/MRQ/2) + ...	
		(S/MRQ/2) = IOPH0 SW12 NDOR IOR	
		R/MRQ = ...	
		S/DRQ = (S/DRQ) NCLEAR	Inhibits transmission of another clock until data release is received from core memory
		(S/DRQ) = (S/MRQ/2) + ...	
		R/DRQ = ...	
	Set flip-flop NIOPH0	S/NIOPH0 = (R/IOPH0)	Advance to IOPH2 SW13 as required to process the data-out service cycle
		(R/IOPH0) = IOR IOPH0 SW12 + ...	
Reset flip-flop NIOPH2	R/NIOPH2 = (S/IOPH2)		
	(S/IOPH2) = IOPH0 SW12 NDOR IOR		
If data in			
Enable signal (S/SXDM1)	(S/SXDM1) = (IOPH0 SW12 NDOR NIOR) + ...	Prepare adder for D -1 → S in IOPH0 SW13	
Exit	ISF18		
If order out, to IOPH3 SW8 (see table 3-110)			
If order in, to IOPH0 SW13 (see table 3-114)			
If data out, to IOPH2 SW13 (see table 3-112)			
If data in, to IOPH0 SW13 (see table 3-113)			

Table 3-110. Order-Out Phase Sequence

Phase	Function Performed	Signals Involved	Comments
<p>IOPH3 SW8 T5L</p>	<p>One clock long (RR24-RR31) → (A24-A31)</p>  <p>Enable signal (S/AXRR/4) Enable signal (S/AXRR/6) Set flip-flop IOFR8 Set flip-flop IOFR9 Reset flip-flop NIOFM Set flip-flop SW3</p>	<p>AXRR = Set at IOPH0 SW12 clock IOFR8 = Set at IOPH0 SW12 clock NIOFR9 = Set at IOPH0 SW12 clock IOFM = Set at IOPH0 SW12 clock</p> <p>(S/AXRR/4) = IOPH3 SW8 + ... (S/AXRR/6) = IOPH3 SW8 + ... S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/AXRR/4) + ... R/IOFR8 = ... S/IOFR9 = (S/IOFR9) IOPOP (S/IOFR9) = (S/AXRR/6) + ... R/IOFR9 = ... R/NIOFM = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/6) + ...</p> <p>S/SW3 = (S/SW3) + ... (S/SW3) = IOPH3 + ... R/SW3 = RESET/A</p>	<p>Transfer most significant half of command doubleword address from IOFM, area 10, to A-register</p> <p>Prepare to transfer least significant half of command doubleword address from IOFM, area 11, to A-register</p> <p>Used as a qualifying term during IOPH1 SW12</p>
<p>IOPH3 SW9 T5L</p>	<p>One clock long Enable signal AXAL8</p>  <p>(RR24-RR31) → (A24-A31)</p> <p>Enable signal (S/SXAP1)</p>	<p>AXAL8 = IOPH3 SW9 + ...</p> <p>AXRR = Set at IOPH3 SW8 clock IOFM = Set at IOPH3 SW8 clock IOFR8 = Set at IOPH3 SW8 clock IOFR9 = Set at IOPH3 SW8 clock</p> <p>(S/SXAP1) = IOPH3 SW9 + ...</p>	<p>Shift contents of A-register 8 places to the left</p> <p>Transfer least significant half of command doubleword address from IOFM, area 11, into A-register</p> <p>Preset adder logic for A + 1 → A in IOPH3 SW10</p>

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW9 T5L (Cont.)	Exit: to IOPH3 SW10 NB1 or IOPH3 SW10 B1, depending on the state of chaining modifier flip-flop B1		
IOPH3 SW10 NB1 T5L	<p>One clock long</p> <p>Reason for entering this phase:</p> <ul style="list-style-type: none"> a. From IOPH3 SW9, if order-out sequence was entered following an SIO instruction. b. From IOPH3 SW9, if order-out sequence was entered as a result of command chaining, and a chaining modifier was not present. c. From IOPH3 SW10 B1, if order-out sequence was entered as a result of command chaining, and a chaining modifier was present. d. From IOPH3 SW14, if bits 4 through 7 of the command doubleword specified transfer in channel. <p>If not transfer in channel</p> <p>$(A + 1) \rightarrow (S)$</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>(A): UPDATED CDW ADDRESS</p> <p style="text-align: center;">0 15 16 31</p> <p style="text-align: center;">└──────────────────┘</p> <p style="text-align: center;">OBTAINED BY INCREMENTING LAST CDW ADDRESS</p> </div> <p>If this phase was entered from IOPH3 SW14</p> <p>$(A0-A31) \rightarrow (S0-S31)$</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>(A): NEW CDW ADDRESS</p> <p style="text-align: center;">0 15 16 31</p> <p style="text-align: center;">└──────────────────┘</p> <p style="text-align: center;">OBTAINED FROM ADDRESS FIELD OF TIC DOUBLEWORD</p> </div> <p>$2S \rightarrow A$ 901172A, 3610</p>	<p>SXAPI = Set at IOPH3 SW9 clock or at IOPH3 SW10 B1 clock</p> <p>SXA = Set at IOPH3 SW14 clock</p> <p>AXSL1 = IOPH3 SW10 NB1 + ...</p>	<p>Increment CDW address by one. The term SXAPI enables the A-register to function as a command address counter. To make the initial address come out correctly, it was decremented by one during PH5 SW13 of the SIO instruction</p> <p>Incrementation not required, since in this case the A-register contains the actual address of the new CDW</p> <p>A left shift is necessary to obtain the correct word address of the command doubleword</p>


(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW10 NB1 T5L (Cont.)	Enable signal (S/SXA) Exit: to IOPH3 SW11	(S/SXA) = IOPH3 SW10 NB1 + ...	Preset adder logic for $A \rightarrow S$ in IOPH3 SW11
IOPH3 SW10 B1 T5L	One clock long Reason for entering this phase: From IOPH3 SW9, when order-out sequence was entered as a result of command chaining, and chaining modifier was present $(A + 1) \rightarrow S$ $(S0-S31) \rightarrow (A0-A31)$ Reset flip-flop B1 Enable signal (S/SXAPI) Enable signal BRSW10 Exit: to IOPH3 SW10 NB1	SXAPI = Set at IOPH3 SW9 clock AXS = IOPH3 SW10 B1 + ... R/B1 = (R/B1) (R/B1) = (R/B1/1) + ... (R/B1/1) = IOPH3 SW10 + ... S/B1 = (S/B1) IOPOP + ... (S/B1) = TORDIN A2 (S/SXAPI) = IOPH3 SW10 B1 + ... BRSW10 = IOPH3 SW10 B1 + ...	Increment command doubleword address by one Erase chaining modifier condition Chaining modifier B1 was originally set during the preceding order-in sequence if specified by the device controller. During IOPH0 SW13 of the order-in sequence A2 is controlled by bit DA2 via S2 Preset adder logic for $A + 1 \rightarrow A$ in IOPH3 SW10 NB1 Command doubleword address is incremented twice, during this phase and during IOPH3 SW10 NB1, before core memory is accessed. This way, the next command in sequence is skipped
IOPH3 SW11 T5L	One clock long $(A0-A31) \rightarrow (S0-S31)$ $(S15-S31) \rightarrow (P15-P31)$	SXA = Set at IOPH3 SW10 NB1 clock PXS = IOPH3 SW11 + ...	Transfer contents of A-register via the sum bus to the P-register





(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW11 T5L (Cont.)	 <p style="text-align: center;">901172A, 3611</p> <p>Set flip-flop MRQ and reset flip-flop NMRQP1</p> <p>If NSW5, enable signal (R/PEM)</p> <p>Enable signal AXSR1</p> <p>Enable signal (S/SXA)</p> <p>Set flip-flop IOFR8 and maintain flip-flop IOFR9 in a reset state</p> <p>Set flip-flop RW</p>	$S/MRQ = (S/MRQ)$ $(S/MRQ) = (S/MRQ/3) + \dots$ $(S/MRQ/3) = IOPH3\ SW11 + \dots$ $R/MRQ = \dots$ $S/NMRQP1 = N(S/MRQ/3) + \dots$ $R/NMRQP1 = \dots$ $(R/PEM) = IOPH3\ SW11\ NSW5$ $AXSR1 = IOPH3\ SW11 + \dots$ $(S/SXA) = IOPH3\ SW11 + \dots$ $S/IOFR8 = (S/IOFR8)$ $(S/IOFR8) = (S/RW/4) + \dots$ $(S/RW/4) = IOPH3\ SW11 + \dots$ $R/IOFR8 = \dots$ $R/IOFR9 = \dots$ $R/NIOFM = \dots$ $S/NIOFM = N(S/IOFM)$ $(S/IOFM) = (S/RW/4) + \dots$ $S/RW = (S/RW/4) + \dots$ $R/RW = \dots$	<p>Prepare to read even word of CDW from core memory</p> <p>Delays setting of flip-flop DRQ by one clock</p> <p>If not transfer in channel, reset parity error in memory condition</p> <p>Change word address stored in A-register to doubleword address by means of a right shift</p> <p>Preset adder for A → S in IOPH3 SW12</p> <p>Prepare to transfer byte 2 of A-register via the sum bus to IOFM, area 10</p>
IOPH3 SW12 T8L	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S16-S23) → (RW16-RW23)</p>	$SXA = \text{Set at IOPH3 SW11 clock}$ $RWXS/0-RWXS/3 = RW + \dots$ $RW = \text{Set at IOPH3 SW11 clock}$	<p>Load most significant half of current command doubleword address to IOFM, area 10</p>









(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW12 T8L (Cont.)	<p>(A):</p>  <p>(S):</p>  <p>(IOFM):</p>  <p>901172A. 3612</p>	<p>I OFR8 = Set at IOPH3 SW11 clock</p> <p>N IOFR9 = Reset at IOPH3 SW11 clock</p> <p>I OFM = Set at IOPH3 SW11 clock</p>	
	Set flip-flop DRQ	<p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = MRQP1 + ...</p> <p>R/DRQ = ...</p>	Inhibits transmission of another clock until data release signal is received from core memory
	Set flip-flop RW	<p>S/RW = (S/RW/1)</p> <p>(S/RW/1) = (S/RW) + ...</p> <p>(S/RW) = (S/RW/3) + (S/RW/4) + ...</p> <p>(S/RW/3) = IOPH3 SW12 + ...</p> <p>(S/RW/4) = IOPH3 SW12 + ...</p> <p>R/RW = ...</p>	Prepare to transfer LSH of command doubleword address from A-register into IOFM, area 11
	Set flip-flops IOFR8 and IOFR9	<p>S/IOFR8 = (S/IOFR8)</p> <p>(S/IOFR8) = (S/RW/4) + ...</p> <p>R/IOFR8 = ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/RW/3) + ...</p> <p>R/IOFR9 = ...</p>	
	Reset flip-flop NIOFM	<p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/RW/3) + (S/RW/4) + ...</p>	
	Enable signal AXAL8	AXAL8 = IOPH3 SW12 + ...	Align LSH of command doubleword address by shifting the contents of the A-register 8 places to the left
	<p>(A):</p>  <p>901172A. 3613</p>	(S/SXA) = IOPH3 SW12 + ...	Preset adder logic for A → S in IOPH3 SW13
	Enable signal (S/SXA)		

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW13 DR	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S16-S23) / → (RW16-RW23)</p> <p>(A): </p> <p>(S): </p> <p>(IOFM): </p> <p>(MB0-MB31) → (C0-C31)</p> <p>(C): </p> <p>Enable signal (S/SXC)</p> <p>Enable signal PUC31</p> <p>(P): </p> <p style="text-align: right;">901172A, 3614</p>	<p>SXA = Set at IOPH3 SW12 clock</p> <p>RW = Set at IOPH3 SW11 clock</p> <p>IOFR8 = Set at IOPH3 SW12 clock</p> <p>IOFR9 = Set at IOPH3 SW12 clock</p> <p>IOFM = Set at IOPH3 SW12 clock</p> <p>CXMB = DG = /DG/</p> <p>(S/SXC) = IOPH3 SW13 + ...</p> <p>PUC31 = IOPH3 SW13 + ...</p>	<p>Load LSH of command doubleword address from A-register to IOFM, area 11</p> <p>Load even word of command doubleword from core memory into the C-register</p> <p>Preset adder for C → S in IOPH3 SW14</p> <p>Increment P-register by one to obtain the odd word of the CDW during IOPH3 SW14</p>
IOPH3 SW14 T5L	<p>One clock long</p> <p>(C0-C31) → (S0-S31)</p> <p>(S0-S31) / → (A0-A31)</p> <p>(C): </p> <p>(S): </p> <p>(A): </p> <p>Enable signal (S/SXA)</p> <p style="text-align: right;">901172A, 3615</p>	<p>SXC = Set at IOPH3 SW13 clock</p> <p>AXS = IOPH3 SW14 + ...</p> <p>(S/SXA) = IOPH3 SW14 + ...</p>	<p>Load even command word into the A-register. If order, bits 13 through 31 contain the memory byte address. If TIC, bits 16 through 31 contain new command address</p> <p>Prepare adder logic for A → S in IOPH3 SW15 or IOPH3 SW10, as applicable</p>

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW14 T5L (Cont.)	If IOTRIN (transfer in channel) Set flip-flop SW5	S/SW5 = (S/SW5) + ... (S/SW5) = IOPH3 SW14 VORDER IOTRIN	Store transfer in channel condition in flip-flop SW5 Return to IOPH3 SW10 NB1 and obtain a new command from core memory, as specified by the address field of the A-register Prepare to read odd command word from core memory Inhibits transmission of another clock until data release is received from core memory
	Enable signal BRSW10	IOTRIN = C4 NC5 NC6 NC7 VORDER = (ORDEROUT + SW4) NSW5 NPEM NADNH SW4 = Data chaining BRSW10 = IOPH3 SW14 VORDER IOTRIN + ...	
	If NIOTRIN (not transfer in channel) Set flip-flop MRQ	S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = IOPH3 SW14 NIOTRIN R/MRQ = ...	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	
	Reset flip-flop SW5	R/SW5 = (R/SW5) (R/SW5) = (R/SW5/1) + ... (R/SW5/1) = IOPH3 SW14 NIOTRIN	
IOPH3 SW15 DR	One clock long (A0-A7) → (IODA0-IODA7) (IODA0-IODA7) → (/DA0/-/DA7/) (A0-A31) → (S0-S31) Enable signal AXSR2 If A30, set flip-flop P32 If A31, set flip-flop P33	IODAXA = IOPH3 SW15 NSW4 + ... /DA0/-/DA7/ = IODA0-IODA7 SXA = Set at IOPH3 SW14 clock AXSR2 = IOPH3 SW15 + ... S/P32 = A30 AXSR2 + ... R/P32 = PX + ... S/P33 = A31 AXSR2 + ... R/P33 = PX + ...	Load order into the IODA register. From here the order is transmitted automatically, via data lines /DA0/-/DA7/, to the device controller Shift the contents of the A-register two positions to the right Transfer two least significant bits of the A-register to P32 and P33, respectively

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW15 DR (Cont.)	<p>901172A, 3616</p> <p>901172A, 3617</p>	CXMB = DG = /DG/ DXC = VORDER R/NIOPH0 = (S/IOPH0) (S/IOPH0) = IOPH3 SW15 + ... S/IOPH0 = (R/IOPH0) + ... S/NIOPH3 = IOPH3 SW15 + ... R/NIOPH3 = (S/IOPH3) BRSW15 = IOPH3 SW15 + ...	Load odd word into the C-register and then to the D-register Branch to IOPH0 SW15
IOPH0 SW15 T5L	One clock long Set flip-flop SW6 Reset flip-flop SW7 If VORDER, enable signal (S/SXA) Set flip-flop NIOPH0 Reset flip-flop NIOPH1 Enable signal BRSW8	S/SW6 = (S/SW6) + ... (S/SW6) = (IOPH0 SW15) (SW1 + SW4) + ... R/SW6 = RESET/A R/SW7 = (R/SW7) (R/SW7) = IOPH0 SW15 + ... (S/SXA) = IOPH0 SW15 VORDER VORDER = (ORDEROUT + SW4) NSW5 NPEM NADNH S/NIOPH0 = (R/IOPH0) + ... (R/IOPH0) = IOPH0 SW15 + ... R/NIOPH0 = (S/IOPH0) R/NIOPH1 = (S/IOPH1) (S/IOPH1) = IOPH0 SW15 + ... BRSW8 = IOPH0 SW15 + ...	SW6 and NSW7 are used during IOPH1 SW8 to instruct the device controller to request a terminal order If VORDER, prepare adder for A → S in IOPH1 SW8 Advance to IOPH1 SW8
IOPH1 SW8 T8L	One clock long Enable signal /ED/ Disable signal /ES/	/ED/ = SW6 = Set in IOPH0 SW15 N/ES/ = NSW7 = Reset in IOPH0 SW15	Instruct device controller by means of /ED/ N/ES/ to request a terminal order. Meaningful only when RSA is raised

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	<p>Set flip-flop RSA</p> <p>If VORDER (A0-A31) → (S0-S31) (S15-S31) → (P15-P31)</p>  <p>(A): 0 14 15 31</p> <p>(S): 0 14 15 31</p> <p>(P): 15 31 32 33 NEW MEMORY BYTE ADDRESS</p>	<p>S/RSA = (S/RSA) (S/RSA) = IOPH1 SW8 ORDSW4 + ... ORDSW4 = SW1 + SW4 SW1 = Order out or order in SW4 = Data chaining E/RSA = NRS</p> <p>SXA = Set at IOPH0 SW15 clock PXS = IOPH1 SW8 VORDER + ... VORDER = NSW5 NPEM NADNH (ORDEROUT + SW4) NSW5 = Not transfer in channel NPEM = Not parity error in memory NADNH = Not address not here</p>	<p>Raise request strobe acknowledge signal to the device controller then drop it when device controller drops RS</p> <p>Load new memory byte address into the P-register</p>
	Set status flip-flops as applicable		
	If read backward order, set flip-flop B0	<p>S/B0 = (S/B0) IOPOP + ... (S/B0) = IOPH1 SW8 ORDEROUT IORB IORB = IODA4 IODA5 NIODA6 NIODA7</p> <p>R/B0 = (R/B0)</p>	
	If IOP control error, set flip-flop B13	<p>S/B13 = (S/B13) IOPOP + ... (S/B13) = IOPH1 SW8 ORDEROUT SW5 R/B13 = BX/1</p>	With no error, SW5 should be false. If SW5 is true, it indicates two consecutive transfers in channel
	If IOP memory error, set flip-flop B12	<p>S/B12 = (S/B12) IOPOP + ... (S/B12) = IOPH1 SW8 ORDEROUT PEM R/B12 = BX/1</p>	
	If IOP halt, set flip-flop B14	<p>S/B14 = (S/B14) IOPOP + ... (S/B14) = (S/B12) + (S/B14/1) + ... (S/B14/1) = (S/B13) + (S/B11) + ... (S/B11) = ADNH IOIN (memory address error) R/B14 = BX/1</p>	During order out an IOP halt can be caused either by a control error, memory parity error, or memory address error

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	Set flip-flop RSCLN	S/RSCLN = (S/RSCLN) NCLEAR (S/RSCLN)= IOPH1 SW8 ORDSW4 + ... R/RSCLN = ... CLEN = NRSCLN + ...	Advance to IOPH1 SW9, then disable clock until device controller returns RS
IOPH1 SW9 T8L	One clock long. Duration of clock controlled by device controller via RS Set flip-flops SW6 and SW7 If D1 and SW0, set flip-flop IODA0 If B14, set flip-flop IODA3 If SW0 and ND0 (count done), set flip-flop IODA1 If D2 (command chaining), set flip-flop IODA2 (IODA0-IODA7) → (/DA0/-/DA7/) When RS, enable signal CLEN	S/SW6 = TODATA + ... TODATA = IOPH1 SW9 ORDSW4 + ... ORDSW4 = SW1 + SW4 R/SW6 = RESET/A S/SW7 = TODATA + ... R/SW7 = (R/SW7) + ... S/IODA0 = TODATA SW0 D1 + ... SW0 = Zero byte count D1 = Interrupt on zero byte count flag, stored in D-register R/IODA0 = IODAX S/IODA3 = B14 TODATA + ... B14 = IOP halt R/IODA3 = IODAX S/IODA1 = TODATA SW0 ND0 + ... ND0 = Not data chaining R/IODA1 = IODAX S/IODA2 = D2 TODATA + ... R/IODA2 = IODAX D2 = Command chaining /DA0/-/DA7/ = IODA0-IODA7 CLEN = RSCLN NRSA RS + ...	Prepare to specify final byte exchange between the integral IOP and the device controller Assemble terminal order in IODA register. During an order-out sequence, IODA0 and IODA3 are the only two meaningful terminal order bits From the IODA register the terminal order is transmitted automatically via data lines /DA0/-/DA7/ to the device controller Enable clock when RS is obtained from device controller

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW12 T5L	<p>One clock long. Start of next clock controlled by device controller via NRS</p> <p>Enable signal /ED/</p> <p>Enable signal /ES/</p> <p>Set flip-flop RSA</p> <p>Set flip-flop RSACLEN</p>	<p>/ED/ = SW6</p> <p>/ES/ = SW7</p> <p>S/RSA = (S/RSA)</p> <p>(S/RSA) = IOPH1 SW12 SW3</p> <p>SW3 = Set at IOPH3 SW8 clock</p> <p>E/RSA = NRS</p> <p>S/RSACLEN = (S/RSACLEN) NCLEAR</p> <p>(S/RSACLEN) = IOPH1 SW12 SW3</p> <p>R/RSACLEN = ...</p> <p>CLEN = RSACLEN NRSA + ...</p>	<p>Specify final byte exchange by means of /ED/ and /ES/</p> <p>Raise request strobe acknowledge signal to device controller, then drop it when device controller drops request strobe</p> <p>Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc-resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller</p>

Table 3-111. Data Chaining Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH3 SW8 T5L	<p>This phase is identical to IOPH3 SW8 of the order-out phase sequence. See table 3-110</p> <p>Conditions for entering this phase:</p> <p>a. From IOPH1 SW8 of the data-out phase sequence. See table 3-112</p> <p>b. From IOPH1 SW8 of the data-in phase sequence. See table 3-113</p>		
IOPH3 SW9 T5L	<p>This phase is similar to IOPH3 SW9 of the order-out phase sequence, with the following additions:</p> <p>If parity error in memory, set flip-flop B10</p>	<p>S/B10 = (S/B10) IOPOP + ...</p> <p>(S/B10) = PEM NSW1 (IOPH3 SW9 SW4 + ...)</p> <p>PEM = Parity error in memory</p> <p>NSW1 = Data out or data in</p>	<p>Store transmission error condition</p>

(Continued)

Table 3-111. Data Chaining Phase Sequence (Cont.)



Phase	Function Performed	Signals Involved	Comments
IOPH3 SW9 T5L (Cont.)	If parity error in memory, and halt on transmission error flag is high, set flip-flop B14	SW4 = Data chaining R/B10 = BX/1 S/B14 = (S/B14) IOPOP + ... (S/B14) = (S/B10) D4 D4 = Halt on transmission error flag R/B14 = BX/1	Store IOP halt condition
IOPH3 SW10 NB0	This phase is similar to IOPH3 SW10 NB0 of the order-out phase sequence (see table 3-110), with the following exceptions: a. Reason for entering this phase: 1. From IOPH3 SW9 of the data chaining sequence 2. From IOPH3 SW14, if data bits 4 through 7 of the double-word specified transfer in channel b. SXAP1 = Set at IOPH3 SW9 clock		
IOPH3 SW11 T5L	This phase is identical to IOPH3 SW11 of the order-out phase sequence. See table 3-110		
IOPH3 SW12 T8L	This phase is identical to IOPH3 SW12 of the order-out phase sequence. See Table 3-110		
IOPH3 SW13 DR	This phase is identical to IOPH3 SW13 of the order-out phase sequence. See table 3-110		
IOPH3 SW14 T5L	This phase is identical to IOPH3 SW14 of the order-out phase sequence. See table 3-110		
IOPH3 SW15 DR	This phase is similar to IOPH3 SW15 (see table 3-110), with the following exception: Signal IODAXA does not come true (NSW4 is false) and data is not transferred to the IODA register		

(Continued)

Table 3-111. Data Chaining Phase Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
IOPH0 SW15 T5L	This phase is identical to IOPH0 SW15 of the order-out phase sequence. See table 3-110		
IOPH1 SW8 T8L	This phase is identical to IOPH1 SW8 of the order-out phase sequence. See table 3-110		
IOPH1 SW9 T8L	This phase is similar to IOPH1 SW9 of the order-out phase sequence (see table 3-110), with the following exception: Terminal order bit IODA1 is also meaningful		
IOPH1 SW12 T5L	This phase is identical to IOPH1 SW12 of the order-out phase sequence. See table 3-110		

Table 3-112. Data-Out Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH2 SW13 DR	One clock long (MB0-MB31) → (C0-C31) (C):  P32 → BC0 901172A. 3619 P33 → BC1 Enable signal (S/SXC)	CXMB = DG = /DG/ S/BC0 = IOPH2 SW13 P32 NP/34 + ... R/BC0 = (R/BC0) S/BC1 = IOPH2 SW13 P33 NP/34 + ... R/BC1 = (R/BC1) (S/SXC) = IOPH2 SW13 + ...	Load one word of data from core memory in the C-register Load byte level from P32 and P33 in byte level indicators BC0 and BC1, respectively Prepare adder for C → S in IOPH2 SW14
IOPH2 SW14 T5L	One clock long (C0-C31) → (S0-S31) (S0-S31) → (A0-A31) (A):  -1 → (BC0-BC1) 901172A. 3620	SXC = Set at IOPH2 SW13 AXS = IOPH2 SW14 + ... BCDC1 = IOPH2 SW14 + ...	Load data word from C-register via sum bus to A-register Decrement byte level by one

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH2 SW14 T5L (Cont.)	<p>If BCZ</p> <p>Set flip-flop NIOPH2</p> <p>Reset flip-flop NIOPH0</p> <p>Enable signal BRSW13</p> <p>Enable signal (S/SXDM1)</p>	<p>BCZ = NBC0 NBC1</p> <p>S/NIOPH2 = (R/IOPH2)</p> <p>(R/IOPH2) = BCZ IOPH2 SW14 + ...</p> <p>R/NIOPH2 = (S/IOPH2)</p> <p>R/NIOPH0 = (S/IOPH0)</p> <p>(S/IOPH0) = (R/IOPH2) + ...</p> <p>BRSW13 = IOPH2 SW14 BCZ + ...</p> <p>(S/SXDM1) = IOPH2 SW14 BCZ + ...</p>	<p>Test for BCZ; if true, exit to IOPH0 SW13. If BCZ occurs in this phase, byte 0 will be the first byte to be sent to the device controller in IOPH0 SW13. If NBCZ, advance to IOPH2 SW15</p> <p>Prepare adder for (D - 1) → D in IOPH0 SW13</p>
IOPH2 SW15 T5L	<p>One, two, or three clocks long, depending on the initial count stored in BC0-BC1, until BCZ is reached</p> <p>Enable signal AXAL8</p>  <p>-1 → (BC0-BC1)</p> <p>If BCZ</p> <p>Set flip-flop NIOPH2</p> <p>Reset flip-flop NIOPH0</p> <p>Enable signal BRSW13</p> <p>Enable signal (S/SXDM1)</p> <p>If not BCZ</p> <p>Enable signal BRSW15</p>	<p>AXAL8 = IOPH2 SW15 + ...</p> <p>BCDC = IOPH2 SW15</p> <p>BCZ = NBC0 NBC1</p> <p>S/NIOPH2 = (R/IOPH2)</p> <p>(R/IOPH2) = BCZ IOPH2 SW15 + ...</p> <p>R/NIOPH0 = (S/IOPH0)</p> <p>(S/IOPH0) = (R/IOPH2) + ...</p> <p>BRSW13 = IOPH2 SW15 BCZ + ...</p> <p>(S/SXDM1) = IOPH2 SW15 BCZ + ...</p> <p>BRSW15 = IOPH2 SW15 NBCZ + ...</p>	<p>Shift contents of A-register 8 places to the left</p> <p>Decrement byte level by one</p> <p>Test for BCZ; if true, exit to IOPH0 SW13</p> <p>Prepare adder for (D - 1) → D in IOPH0 SW13</p> <p>Sustain IOPH2 SW15 until BCZ is reached. During each iteration the most significant byte is shifted out of the A-register and BC0-BC1 is decremented by one. At BCZ, any bytes (or byte) still remaining in the A-register will eventually be transferred, one byte at a time, to the device controller</p>

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW13 T8L	<p>This phase is entered initially from IOPH2 SW14 or IOPH2 SW15. Subsequently, it is re-entered from IOPH0 SW14 each time the term VDATAOUT is true. The maximum number of iterations is four. When entered from IOPH0 SW14, duration of the clock is controlled by the device controller via RS</p> <p>(D16-D31 minus 1) → (S16-S31)</p> <p>(S16-S31) ↗ (D16-D31)</p> <p>Test for zero byte count</p> <p>If S1631Z, set flip-flop SW0</p> <p>(A0-A7) ↗ (IODA0-IODA7)</p> <p>If sum of A0-A7 even, enable signal IOPG; otherwise, reset flip-flop IODAP</p> <p>IOPG ↗ IODAP → /DAP/</p> <p>Enable signal AXAL8</p> <p>If this phase entered from IOPH0 SW14</p> <p>Increment P32-P33</p> <p>When RS, enable signal CLEN</p>	<p>SXDM1 = Set at IOPH2 SW14, or IOPH2 SW15, or IOPH0 SW14 clock, as applicable</p> <p>DXS/2 = DXS/3 = DXS/4 + DXS</p> <p>DXS/4 = IOPH0 SW13 NSW1</p> <p>NSW1 = Data out or data in</p> <p>S1631Z = N(S16 + S17 + ... + S31)</p> <p>S/SW0 = S1631Z IOPH0 SW13 NSW1 + ...</p> <p>SW0 = Zero byte count</p> <p>IODAXA = DATAOUT IOPH0 SW13 ND7</p> <p>ND7 = Skip flag not present</p> <p>/DA0/-/DA7/ = IODA0-IODA7</p> <p>IOPG = True if sum of A0-A7 even</p> <p>/DAP/ = IODAP; S/IODAP = (S/IODAP)</p> <p>(S/IODAP) = IOPH0 SW13 DATAOUT IOPG + ...</p> <p>R/IODAP = IOPH0 SW13</p> <p>AXAL8 = DATAOUT IOPH0 SW13 + ...</p> <p>PUC3033 = PUC33 + ...</p> <p>PUC33 = IOPH0 SW13 DATAOUT RSCLLEN</p> <p>RSCLLEN = Set at IOPH0 SW14 clock</p> <p>CLEN = RSCLLEN NRSA RS</p> <p>NRS ⇒ E/RSA (not clocked)</p>	<p>Decrement byte count by one</p> <p>Transfer data byte to the device controller</p> <p>Generate odd data parity by means of parity bit IOPG. Flip-flop IODAP is used in data-out to generate data parity bit; during data-in to store data parity fail condition</p> <p>Align next data byte</p> <p>Increment byte address</p> <p>Enable clock when RS is obtained from device controller</p>

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW14 T8L	<p>When VDATAOUT is true, this phase alternates with IOPH0 SW13 for a maximum of four iterations. Each iteration transmits one byte of data to the device controller</p> <p>Enable signal (S/T8L)</p> <p>Test for VDATAOUT</p> <p>If VDATAOUT</p> <p>Enable signal BRSW13</p> <p>Set flip-flop RSA</p> <p>Set flip-flop RSCLN</p> <p>Enable signal (S/SXDM1)</p> <p>If NVDATAOUT</p> <p>Enable signal BRSW8</p> <p>Set flip-flop NIOPH0</p> <p>Reset flip-flop NIOPH1</p>	<p>(S/T8L) = IOPH0 SW14 DATAOUT</p> <p>VDATAOUT = IOPH0 SW14 DATAOUT N(P32 P33) N(SW0) NPEM NADNH NED</p> <p>BRSW13 = VDATAOUT + ...</p> <p>S/RSA = (S/RSA) (S/RSA) = VDATAOUT + ...</p> <p>E/RSA = NRS /RSA/ = RSA</p> <p>S/RSCLN = (S/RSCLN) NCLEAR (S/RSCLN) = VDATAOUT + ... R/RSCLN = ...</p> <p>(S/SXDM1) = VDATAOUT + ...</p> <p>BRSW8 = IOPH0 SW14 NVDATAOUT DATAOUT + ...</p> <p>S/NIOPH0 = (R/IOPH0) + ... (R/IOPH0) = IOPH0 SW14 NVDATAOUT DATAOUT + ...</p> <p>R/NIOPH1 = (S/IOPH1) (S/IOPH1) = IOPH0 SW14 NVDATAOUT DATAOUT + ...</p>	<p>Not word boundary</p> <p>Not zero byte count</p> <p>Not parity error in memory</p> <p>Not address not here</p> <p>Not end data</p> <p>Return to IOPH0 SW13</p> <p>Apply function strobe acknowledge signal to the device controller</p> <p>Disable clock at the end of this phase until the device controller returns RS</p> <p>Prepare address for (D - 1) → D in IOPH0 SW13</p> <p>Branch to IOPH1 SW8</p>
IOPH1 SW8 T8L	<p>One clock long</p> <p>1 → (P15-P33)</p>	<p>PUC33 = IOPH1 SW8 DATAOUT NSW4 + ...</p> <p>NSW4 = Not data chaining; true in IOPH1 SW8</p>	<p>Increment byte address in P-register</p>

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
IOPH1 SW8 T8L (Cont.)	Set flip-flops SW6 and SW7	S/SW6 = (S/SW6) + ...	Preparation for disconnecting the device controller. If terminal order pending, SW7 will be reset before RSA is raised	
		(S/SW6) = IOPH1 SW8 DASW4 + ...		
		DASW4 = NSW1 NSW4		
		NSW1 = Data out or data in		
		NSW4 = ...		
		R/SW6 = RESET/A		
		S/SW7 = (S/SW7) + ...		
		(S/SW7) = IOPH1 SW8 DASW4 + ...		
		R/SW7 = (R/SW7)		
	If memory address error, set status bit B11	S/B11 = (S/B11) IOPOP + ...		B14 = IOP halt status bit
		(S/B11) = ADNH IOIN		
	If data chaining and parity error in memory, set flip-flop B14	S/B14 = (S/B14) IOPOP + ...		
		(S/B14) = (S/B12) + (S/B10) D4 + ...		
		(S/B12) = PEM IOPH1 SW8 SW4 + ...		
		(S/B10) = PEM NSW1 + ...		
		D4 = Halt on transmission error flag		
	If zero byte count was detected in IOPH0 SW13, set status bit B2 if interrupt on zero byte count flag is high	R/B11 = BX/1		
		S/B2 = (S/B2) IOPOP + ...		
(S/B2) = IOPH1 SW8 SW0 D1 DASW4				
Test for data chaining condition	D1 = Interrupt on zero byte count flag			
	IODC = SW0 (Zero byte count) D0 (Data chaining flag) NADNH (Not address not here)			
If IODC and DASW4 Set flip-flop SW4	S/SW4 = (S/SW4)	Store data chaining condition		
	(S/SW4) = IOPH1 SW8 IODC DASW4 + ...			
	DASW4 = NSW1 NSW4			
	R/SW4 = RESET/A			
Set flip-flop NIOPH1	S/NIOPH1 = (R/IOPH1) + ...	Exit to IOPH3 SW8 of the data chaining phase sequence. See table 3-111		
	(R/IOPH1) = IOPH1 SW8 IODC DASW4			
Reset flip-flop NIOPH3	R/NIOPH1 = (S/IOPH1)			
	R/NIOPH3 = (S/IOPH3)			
	(S/IOPH3) = IOPH1 SW8 DASW4 IODC + ...			
	S/NIOPH3 = RESET/A + ...			

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	Enable signal BRSW8	BRSW8 = IOPH1 SW8 IODC DASW4 + ...	Prepare address for RR →A in IOPH3 SW8 of the data chaining phase sequence Select IOFM, area 10, for source of RR
	Enable signal (S/AXRR/4)	(S/AXRR/4) = IOPH1 SW8 DASW4 IODC + ...	
	Reset flip-flop NIOFM	R/NIOFM = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/4) + ...	
	Set flip-flop IOFR8	S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/AXRR/4) + ... R/IOFR8 = ...	
	Maintain IOFR9 in a reset state	R/IOFR9 = ...	
IOPH1 SW9 T8L	One clock long Test for terminal order condition	RTO9 = (S/B10) (Parity error in memory) + B14 (IOP halt) + SW0 (Zero byte count) + SW3 (Terminal order)	Terminal order condition exists Store terminal order condition SW6 and NSW7 are used during IOPH1 SW10 to instruct the device controller to request a terminal order
	If RTO9		
	Set flip-flop SW3	S/SW3 = (S/SW3) + ... (S/SW3) = IOPH1 SW9 DASW4 RTO9 DASW4 = NSW1 NSW4 R/SW3 = RESET/A	
	Maintain flip-flop SW6 in a set state	S/SW6 = (S/SW6) + ... (S/SW6) = IOPH1 SW9 RTO9 DASW4 + ... R/SW6 = RESET/A	
	Reset flip-flop SW7	R/SW7 = (R/SW7) (R/SW7) = IOPH1 SW9 RTO9 DASW4 + ...	
	Enable signal (S/B10) if parity error in memory exists	(S/B10) = PEM NSW1 + ...	
	Set flip-flop B/14 if (S/B10) is true and halt on transmission error flag is high	S/B14 = (S/B14) IOPOP + ... (S/B14) = (S/B10) D4 + ... D4 = Halt on transmission error flag	

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW9 T8L (Cont.)	If NRTO9 Set flip-flop RSA Set flip-flop RSACLEN Enable signal /ED/ Enable signal /ES/	S/RSA = (S/RSA) (S/RSA) = IOPH1 SW9 DASW4 NRTO9 + ... E/RSA = NRS S/RSACLEN = (S/RSACLEN) NCLEAR (S/RSACLEN) = IOPH1 SW9 NRTO9 DASW4 + ... R/RSACLEN = ... CLEN = RSACLEN NRSA + ... /ED/ = SW6 = Set at IOPH1 SW8 clock /ES/ = SW7 = Set at IOPH1 SW8 clock	If terminal order condition does not exist Raise request strobe acknowledge signal to device controller then drop it when device controller drops RS Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc-resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true Specify final byte exchange by means of /ED/ /ES/. Meaningful to the device controller only if RSA is high. With /ED/ and /ES/ high, falling edge of RS disconnects device controller
IOPH1 SW10 T5L	One clock long. This portion of the data-out phase sequence (other than I/O restoration) is meaningful only if terminal order conditions (RTO9) existed in IOPH1 SW9 Set flip-flop RSA Set flip-flop RSCLLEN Enable signal /ED/ Disable signal /ES/	S/RSA = (S/RSA) (S/RSA) = IOPH1 SW10 DASW4 SW3 + ... E/RSA = NRS S/RSCLLEN = (S/RSCLLEN) NCLEAR (S/RSCLLEN) = IOPH1 SW10 DASW4 SW3 + ... R/RSCLLEN = ... /ED/ = SW6 = Set at IOPH1 SW9 clock N/ES/ = NSW7 = Reset at IOPH1 SW9 clock	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS Advance to IOPH1 SW11 then disable clock until device controller returns RS Instruct device controller to request terminal order by means of /ED/ and N/ES/. The state of these two signals is meaningful only when accompanied by RSA

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
IOPH1 SW11 T8L	One clock long. Duration of clock controlled by device controller via RS			
	Set flip-flop SW7	S/SW7 = TODATA + ... TODATA = IOPH1 SW11 DASW4 SW3 + ... R/SW7 = (R/SW7)	Prepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6 was set in IOPH1 SW9	
	Assemble terminal order byte in IODA register, as follows:	TODATA		
	Set flip-flop IODA0 if applicable	S/IODA0 = TODATA D1 SW0 + ... D1 = Interrupt on zero byte count flag SW0 = Zero byte count R/IODA0 = IODAX	Interrupt	
	Set flip-flop IODA1 if applicable	S/IODA1 = ND0 SW0 TODATA + ... ND0 = Data chain flag is low R/IODA1 = IODAX	Count done	
	Set flip-flop IODA2 if applicable	S/IODA2 = D2 TODATA + ... D2 = Command chain flag R/IODA2 = IODAX	Command chain	
	Set flip-flop IODA3 if applicable	S/IODA3 = B14 TODATA + ... B14 = IOP halt status bit R/IODA3 = IODAX	IOP halt	
	IOPH1 SW12 T5L	One clock long		
		Enable signal /ED/	/ED/ = SW6 = Set at IOPH1 SW9 clock	Specify final byte exchange by means of /ED/ and /ES/
		Enable signal /ES/	/ES/ = SW7 = Set at IOPH1 SW11 clock	
	Set flip-flop RSA	S/RSA = (S/RSA) (S/RSA) = IOPH1 SW12 SW3 SW3 = Set at IOPH1 SW9 clock E/RSA = NRS	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS	

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW12 T5L (Cont.)	Set flip-flop RSACLEN	$S/RSACLEN = (S/RSACLEN) \text{ NCLEAR}$ $(S/RSACLEN) = \text{IOPH1 SW12 SW3}$ $R/RSACLEN = \dots$ $CLEN = \text{RSACLEN NRSA}$	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, de-resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller

Table 3-113. Data-In Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW13 T8L	<p>This phase is entered initially from IOPH0 SW12. Subsequently, it is reentered from IOPH0 SW14 each time the term VDATAIN is true. The maximum number of iterations is four. When entered from IOPH0 SW14, duration of the clock is controlled by the device controller via RS</p> <p>$(D16-D31 \text{ minus } 1) \rightarrow (S16-S31)$</p> <p>$(S16-S31) \rightarrow (D16-D31)$</p> <p>Reset flip-flop IODAP</p> <p>Test for zero byte count</p> <p>If S1631Z, set flip-flop SW0</p> <p>First pass (NRSCLEN) If $N(P32 + P33)$, enable signal (S/CXS)</p>	<p>$SXDM1 = \text{Set at IOPH0 SW12 clock (see table 3-502)}$</p> <p>$DXS/2 = DXS/3 = DXS/4 + DXS$ $DXS/4 = \text{IOPH0 SW13 NSW1} + \dots$ $NSW1 = \text{Data in or data out}$</p> <p>$R/IODAP = \text{IOPH0 SW13}$</p> <p>$S1631Z = N(S16 + S17 + \dots S31)$</p> <p>$S/SW0 = S1631Z \text{ IOPH0 SW13 NSW1} + \dots$ $SW0 = \text{Zero byte count}$</p> <p>$(S/CXS) = \text{IOPH0 SW13 DATAIN NP32 NP33 NRSCLEN} + \dots$</p> <p>NP32 NP33 during the first pass specifies that four bytes, one byte at a time, are to be received from the device controller</p>	<p>Decrement byte count by one</p> <p>Erase previous data parity fail condition</p> <p>If P32 and P33 are both false, prepare to transfer first byte to the C-register in IOPH0 SW14</p>









(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPHO SW13 T8L (Cont.)	<p>Second and subsequent passes (RSCLN)</p> <p>If NP32 and P33, enable signal AXAR8</p> <p>If P32 and NP33, enable signal AXAR16</p> <p>If P32 and P33, enable signal AXAR24</p> <p>If NBO $1 \rightarrow (P32-P33)$</p> <p>If B0 $-1 \rightarrow (P32-P33)$</p>	<p>AXAR8 = IOPHO SW13 DATAIN NP32 P33 + ...</p> <p>AXAR16 = IOPHO SW13 DATAIN P32 NP33 + ...</p> <p>AXAR24 = IOPHO SW13 DATAIN P32 P33 + ...</p> <p>PUC3033 = PUC31 + PUC33</p> <p>PUC33 = IOPHO SW13 DATAIN RSCLN NBO + ...</p> <p>NBO = Not read backward</p> <p>RSCLN = Set at IOPHO SW14 clock</p> <p>PSC3033 = PDC31 + PDC33</p> <p>PDC33 = IOPHO SW13 DATAIN RSCLN B0</p>	<p>Shift byte 0 in the A-register 8 places to the right</p> <p>Shift byte 0 in the A-register 16 places to the right</p> <p>Shift byte 0 in the A-register 24 places to the right</p> <p>If when read backward status bit is not high, increment (P32-P33) by one</p> <p>If when read backward status bit is high, decrement (P32-P33) by one</p>
IOPHO SW14 T8L	<p>When VDATAIN is true, this phase alternates with IOPHO SW13 for a maximum of four iterations. Each iteration transfers one byte of data from the device controller to the A-register</p> <p>$(DA0-DA7) \rightarrow (S0-S7)$</p> <p>$(S0-S7) \rightarrow (A0-A7)$</p> <p>If P32 and P33 were both false during the initial pass of IOPHO SW13</p> <p>$(S0-S7) \rightarrow (C0-C7)$</p> <p>Set byte control flip-flops MBXS/0 through MBXS/3, as applicable</p>	<p>SXDA = IOPHO SW14 DATAIN NDIS + ...</p> <p>AXS/0 = $AXS/4 = AXS/2 + \dots$</p> <p>AXS/2 = IOPHO SW14 DATAIN</p> <p>CXS = Set at IOPHO SW13 if NP32 NP33</p> <p>S/MBXS/0 = IOPHO SW14 DATAIN NP32 NP33</p> <p>R/MBXS/0 = DRQ</p> <p>S/MBXS/1 = IOPHO SW14 DATAIN NP32 P33 + ...</p> <p>R/MBXS/1 = DRQ</p>	<p>Transfer data byte via the sum bus to the A-register</p> <p>Load first data byte in the C-register</p> <p>Allows byte 0 to be transferred to core memory in IOPHO SW15</p> <p>Allows byte 1 to be transferred to core memory in IOPHO SW15</p>

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW14 T8L (Cont.)	Byte distribution in the A- and C-registers during a typical data-in phase sequence is illustrated below. It is assumed that the initial byte address was NP32 NP33, and that the read backward status bit is false (NBO)	S/MBXS/2 = IOPH0 SW14 DATAIN P32 NP33 + ... R/MBXS/2 = DRQ S/MBXS/3 = IOPH0 SW15 DATAIN P32 P33 + ... R/MBXS/3 = DRQ	Allows byte 2 to be transferred to core memory in IOPH0 SW15 Allows byte 3 to be transferred to core memory in IOPH0 SW15
	AT THE END OF THE FIRST PASS (NP32 NP33)		
	AT THE END OF THE SECOND PASS (NP32 P33)		
	AT THE END OF THE THIRD PASS (P32 NP33)		
	AT THE END OF THE FOURTH AND FINAL PASS (P32 P33)		
	If PC, test for data parity	PC = /PC/ /PC/ = Used by device controller to specify that parity check is necessary	
	If parity checks, enable signal IOPC	IOPC = Sum of true data bits plus parity bit is odd	
	If parity fails, set flip-flop IODAP	S/IODAP = (S/IODAP) (S/IODAP) = IOPH0 SW14 DATAIN NIOPC PC + ... PC = Parity check required NIOPC = Parity failed R/IODAP = IOPH0 SW13	Flip-flop IODAP is used during data in to store a data parity fail condition, during data out to generate data parity bit DAP
	Test for VDATAIN	VDATAIN = IOPH0 SW14 DATAIN NED (IOPC + NPC)	Not end data Data parity checks, or data parity check not required

901172A.3622

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPHO SW14 T8L (Cont.)		N(NP32 NP33 B0)	Not word boundary on read backward
		N(P32 P33 NB0)	Not word boundary on read forward
	If VDATAIN		
	Set flip-flop RSA	S/RSA = (S/RSA) (S/RSA) = VDATAIN + ... E/RSA = NRS	Apply function strobe acknowledge signal to the device controller, then drop it when NRS
	Set flip-flop RSCLN	S/RSCLN = (S/RSCLN) NCLEAR (S/RSCLN) = VDATAIN + ... R/RSCLN = ...	Disable clock until device controller returns RS
	Enable signal (S/SXDM1)	(S/SXDM1) = VDATAIN + ...	Prepare adder for (D -1) → D in IOPHO SW13
Enable signal BRSW13	BRSW13 = VDATAIN + ...	Return to IOPHO SW13	
If NVDATAIN, enable signal (S/SXC)	(S/SXC) = IOPHO SW14 NVDATAIN DATAIN + ...	Prepare adder for C → S in IOPHO SW15	
IOPHO SW15 T5L	One clock long		
	If NB0 and NSW4		
	(C0-C7) → (S0-S7)	SXC = Set at IOPHO SW14 clock	Transfer byte 0 from the C-register via the sum bus to the A-register
	(S0-S7) → (A0-A7)	AXS/0 = AXS/4 AXS/4 = AXS/2 + ... AXS/2 = IOPHO SW15 DATAIN NSW4 NB0	
		NSW4 = Not data chaining NB0 = Read forward	
		AXAR8 = IOPHO SW15 DATAIN NSW4 NP32 P33 + ... AXAR16 = IOPHO SW15 DATAIN NSW4 P32 NP33 + ... AXAR24 = IOPHO SW15 DATAIN NSW4 P32 P33 + ...	
	Enable signal AXAR8, AXAR16, or AXAR24, as applicable	(S/SXA) = IOPHO SW15 DATAIN NSW4 + ...	Final byte alignment in A-register
	Enable signal (S/SXA)	(S/SXA) = IOPHO SW15 DATAIN NSW4 + ...	
If skip flag is not high enable signal (S/MBXS)	(S/MBXS) = IOPHO SW15 DATAIN NSW4 ND7 + ...	Prepare to store data word in core memory in IOPHO SW8	

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments																						
IOPH0 SW15 T5L (Cont.)	<p>Set flip-flops MRQ and DRQ</p> <p>Reset flip-flop NIOPH1</p> <p>Set flip-flop NIOPH0</p> <p>Enable signal BRSW8</p> <p>Final byte alignment in A-register at the end of this clock (continuation of example illustrated in IOPH0 SW14 portion of phase sequence chart)</p>	<p>S/MRQ = (S/MBXS) + ...</p> <p>R/MRQ = ...</p> <p>S/DRQ = (S/DRQ) NCLEAR</p> <p>(S/DRQ) = (S/MBXS) + ...</p> <p>R/DRQ = ...</p> <p>R/NIOPH1 = (S/IOPH1)</p> <p>(S/IOPH1) = IOPH0 SW15 + ...</p> <p>S/NIOPH1 = RESET/A + (R/IOPH1)</p> <p>S/NIOPH0 = (R/IOPH0) + ...</p> <p>(R/IOPH0) = IOPH0 SW15 + ...</p> <p>R/NIOPH0 = (S/IOPH0)</p> <p>BRSW8 = IOPH0 SW15 + ...</p>	<p>Advance to IOPH1 SW8</p>																						
		<p>(A):</p> <table border="1"> <tr> <td>0</td><td>7</td><td>8</td><td>15</td><td>16</td><td>23</td><td>24</td><td>31</td> </tr> <tr> <td colspan="2">BYTE 0</td> <td colspan="2">BYTE 1</td> <td colspan="2">BYTE 2</td> <td colspan="2">BYTE 3</td> </tr> </table> <p>SXC CXS/0</p> <p>AXAR24</p> <p>(C):</p> <table border="1"> <tr> <td>0</td><td>7</td><td>8</td> </tr> <tr> <td colspan="2">BYTE 0</td> <td></td> </tr> </table>	0	7	8	15	16	23	24	31	BYTE 0		BYTE 1		BYTE 2		BYTE 3		0	7	8	BYTE 0			
0	7	8	15	16	23	24	31																		
BYTE 0		BYTE 1		BYTE 2		BYTE 3																			
0	7	8																							
BYTE 0																									
		901172A.3623																							
IOPH1 SW8 DR	<p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (MB0-MB31)</p> <p>If NBO</p> <p>1 ↗ (P15-P31)</p> <p>If BO</p> <p>-1 ↗ (P15-P31)</p>	<p>SXA = Set at IOPH0 SW15 clock</p> <p>MBXS/0-MBXS/3 = Applicable flip-flop (or flip-flops) set at IOPH0 SW14 clock</p> <p>PUC33 = IOPH1 SW8 DATAIN NSW4 NBO + ...</p> <p>NBO = Read forward</p> <p>NSW4 = Not data chaining</p> <p>PDC33 = IOPH1 SW8 DATAIN NSW4 B0 + ...</p> <p>B0 = Read backward</p>	<p>Store data word in core memory</p> <p>Increment byte address in P-register</p> <p>Decrement byte address in P-register</p>																						

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
IOPH1 SW8 DR (Cont.)	Set flip-flops SW6 and SW7	S/SW6 = (S/SW6) + ... (S/SW6) = IOPH1 SW8 DASW4 + ... DASW4 = NSW1 NSW4 NSW1 = Data in or data out R/SW6 = RESET/A S/SW7 = (S/SW7) + ... (S/SW7) = IOPH1 SW8 DASW4 + ... R/SW7 = (R/SW7)	Preparation for disconnecting the device controller. If terminal order pending, SW7 will be reset before RSA is raised	
	If memory address error, set status bit B11	S/B11 = (S/B11) IOPOP + ... (S/B11) = ADNH IOIN		
	If data parity error, set status bit B9	S/B9 = (S/B9) IOPOP + ... (S/B9) = IOPH1 SW8 DATAIN DAP + ... R/B9 = BX/1		
	If memory address error, or data priority error with halt on transmission flag high, set IOP halt flip-flop B14	S/B14 = (S/B14) IOPOP + ... (S/B14) = (S/B12) + (S/B10) D4 + ... (S/B12) = PEM + IOPH1 SW8 SW4 + ... PEM = Parity error in memory SW4 = Data chaining (S/B10) = PEM NSW1 + ... D4 = Halt on transmission error flag		
	If zero byte count was detected in IOPH0 SW13 and interrupt on zero byte count flag is high, set flip-flop B2	S/B2 = (S/B2) IOPOP + ... (S/B2) = IOPH1 SW8 SW0 D1 DASW4 D1 = Interrupt on zero byte count flag		
	Test for data chaining condition	IODC = SW0 D0 NADNH SW0 = Zero byte count; set in IOPH0 SW13 D0 = Data chaining flag NADNH = No memory address error		
	If IODC and DASW4			
	Set flip-flop SW4	S/SW4 = (S/SW4) (S/SW4) = IOPH1 SW8 IODC DASW4 + ... R/SW4 = RESET/A		Store data chaining condition

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW8 DR (Cont.)	Reset flip-flop NIOPH3	R/NIOPH3 = (S/IOPH3) (S/IOPH3) = IOPH1 SW8 DASW4 IODC S/NIOPH3 = RESET/A + ...	Exit to IOPH3 SW8 of the data chaining phase sequence. See table 3-111 Prepare adder for RR →A in IOPH3 SW8 of the data chaining phase sequence Select IOFM register, area 10, for source of RR
	Enable signal BRSW8	BRSW8 = IOPH1 SW8 IODC DASW4 + ...	
	Set flip-flop NIOPH1	S/NIOPH1 = (R/IOPH1) + ... (R/IOPH1) = IOPH1 SW8 IODC DASW4	
	Enable signal (S/AXRR/4)	(S/AXRR/4) = IOPH1 SW8 DASW4 IODC + ...	
	Reset flip-flop NIOFM	R/NIOFM = ... S/NIOFM = N(S/IOFM) (S/IOFM) = (S/AXRR/4) + ...	
	Set flip-flop IOFR8	S/IOFR8 = (S/IOFR8) (S/IOFR8) = (S/AXRR/4) + ... R/IOFR8 = ...	
	Maintain flip-flop IOFR9 in the reset state If NIODC, exit to IOPH1 SW9	R/IOFR9 = ...	
IOPH1 SW9 T8L	One clock long Test for terminal order condition	RTO9 = (S/B10) (Parity error in memory) + B14 (IOP halt) + SW0 (Zero byte count) + SW3 (Terminal order)	Terminal order condition exists Store terminal order condition SW6 and NSW7 are used during IOPH1 SW10 to instruct the device controller to request a terminal order
	If RTO9		
	Set flip-flop SW3	S/SW3 = (S/SW3) + ... (S/SW3) = IOPH1 SW9 DASW4 RTO9 DASW4 = NSW1 NSW4 R/SW3 = RESET/A	
	Maintain flip-flop SW6 in a set state	S/SW6 = (S/SW6) + ... (S/SW6) = IOPH1 SW9 RTO9 DASW4 + ... R/SW6 = RESET/A	

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW9 T8L (Cont.)	<p>Reset flip-flop SW7</p> <p>Enable signal (S/B10) if parity error in memory exits</p> <p>Set flip-flop B/14 if (S/B10) is true and halt on transmission error flag is high</p> <p>If NRTO9</p> <p>Set flip-flop RSA</p> <p>Set flip-flop RSACLEN</p> <p>Enable signal /ED/</p> <p>Enable signal /ES/</p>	<p>R/SW7 = (R/SW7)</p> <p>(R/SW7) = IOPH1 SW9 RTO9 DASW4 + ...</p> <p>(S/B10) = PEM NSW1 + ...</p> <p>S/B14 = (S/B14) IOPOP + ...</p> <p>(S/B14) = (S/B10) D4 + ...</p> <p>D4 = Halt on transmission error flag</p> <p>S/RSA = (S/RSA)</p> <p>(S/RSA) = IOPH1 SW9 DASW4 NRTO9 + ...</p> <p>E/RSA = NRS</p> <p>S/RSACLEN = (S/RSACLEN) NCLEAR</p> <p>(S/RSACLEN) = IOPH1 SW9 NRTO9 DASW4 + ...</p> <p>R/RSACLEN = ...</p> <p>CLEN = RSACLEN NRSA + ...</p> <p>/ED/ = SW6 = Set at IOPH1 SW8 clock</p> <p>/ES/ = SW7 = Set at IOPH1 SW8 clock</p>	<p>If terminal order condition does not exist</p> <p>Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS</p> <p>Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc-resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true</p> <p>Specify final byte exchange by means of /ED/ /ES/. Meaningful to the device controller only if RSA is high. With /ED/ and /ES/ high, falling edge of RS disconnects device controller</p>
IOPH1 SW10 T5L	<p>One clock long. This portion of the data-in phase sequence (other than I/O restoration) is meaningful only if terminal order conditions (RTO9) existed in IOPH1 SW9</p> <p>Set flip-flop RSA</p>	<p>S/RSA = (S/RSA)</p> <p>(S/RSA) = IOPH1 SW10 DASW4 SW3 + ...</p> <p>E/RSA = NRS</p>	<p>Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS</p>

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
IOPH1 SW10 T5L (Cont.)	<p>Set flip-flop RSCLN</p> <p>Enable signal /ED/</p> <p>Disable signal /ES/</p>	<p>S/RSCLN = (S/RSCLN) NCLEAR</p> <p>(S/RSCLN) = IOPH1 SW10 DASW4 SW3 + ...</p> <p>R/RSCLN = ...</p> <p>/ED/ = SW6 = Set at IOPH1 SW9 clock</p> <p>N/ES/ = NSW7 = Reset at IOPH1 SW9 clock</p>	<p>Advance to IOPH1 SW11 then disable clock until device controller returns RS</p> <p>Instruct device controller to request terminal order by means of /ED/ and N/ES/. The state of these two signals is meaningful only when accompanied by RSA</p>
IOPH1 SW11 T8L	<p>One clock long. Duration of clock controlled by device controller via RS</p> <p>Set flip-flop SW7</p> <p>Assemble terminal order byte in IODA register, as follows:</p> <p>Set flip-flop IODA0 if applicable</p> <p>Set flip-flop IODA1 if applicable</p> <p>Set flip-flop IODA2 if applicable</p> <p>Set flip-flop IODA3 if applicable</p>	<p>S/SW7 = TODATA + ...</p> <p>TODATA = IOPH1 SW11 DASW4 SW3 + ...</p> <p>R/SW7 = (R/SW7)</p> <p>TODATA</p> <p>S/IODA0 = TODATA D1 SW0 + ...</p> <p>D1 = Interrupt on zero byte count flag</p> <p>SW0 = Zero byte count</p> <p>R/IODA0 = IODAX</p> <p>S/IODA1 = ND0 SW0 TODATA + ...</p> <p>ND0 = Data chain flag is low</p> <p>R/IODA1 = IODAX</p> <p>S/IODA2 = D2 TODATA + ...</p> <p>D2 = Command chain flag</p> <p>R/IODA2 = IODAX</p> <p>S/IODA3 = B14 TODATA + ...</p> <p>B14 = IOP halt status bit</p> <p>R/IODA3 = IODAX</p>	<p>Prepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6 was set in IOPH1 SW9</p> <p>Interrupt</p> <p>Count done</p> <p>Command chain</p> <p>IOP halt</p>
IOPH1 SW12 T5L	<p>One clock long</p> <p>Enable signal /ED/</p> <p>Enable signal /ES/</p>	<p>/ED/ = SW6 = Set at IOPH1 SW9 clock</p> <p>/ES/ = SW7 = Set at IOPH1 SW11 clock</p>	<p>Specify final byte exchange by means of /ED/ and /ES/</p>

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW12 T5L (Cont.)	Set flip-flop RSA	S/RSA = (S/RSA) (S/RSA) = IOPH1 SW12 SW3 SW3 = Set at IOPH1 SW9 clock E/RSA = NRSA	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS
	Set flip-flop RSACLEN	S/RSACLEN = (S/RSACLEN) NCLEAR (S/RSACLEN) = IOPH1 SW12 SW3 R/RSACLEN = ... CLEN = RSACLEN NRSA	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc-resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller

Table 3-114. Order-In Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW13 T5L	$(\overline{DA0}/\overline{DA7}) \rightarrow (S0-S7)$ $(S0-S7) \rightarrow (A0-A7)$  <p>901172A. 3624</p>	SXDA = NDIS ORDERIN IOPH0 SW13 + ... AXS/0 = AXS/4 AXS/4 = AXS/2 + ... AXS/2 = IOPH0 SW13 ORDERIN + ... ORDERIN = SW1 NSW2	Load order-in byte, supplied by the device controller via data lines $\overline{DA0}/\overline{DA7}$, into the A-register
	Enable signal BRSW15	BRSW15 = IOPH0 SW13 ORDERIN	Advance to IOPH0 SW15
IOPH0 SW15 T5L	One clock long Set status flip-flops as applicable If A0, set flip-flop B9 If A1, set flip-flop B8	S/B9 = (S/B9) IOPOP + ... (S/B9) = ODINST A0 + ... ODINST = ORDERIN IOPH0 SW15 R/B9 = BX/1 S/B8 = (S/B8) IOPOP + ... (S/B8) = ODINST A1 R/B8 = BX/1	A0 represents the transmission error bit of the order-in byte A1 represents the incorrect length bit of the order-in byte

(Continued)

Table 3-114. Order-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
IOPH0 SW15 T5L (Cont.)	If (S/B9) and D4, or (S/B8) and D4 and ND6, set flip-flop B14	S/B14 = (S/B14) IOPOP + ... (S/B14) = (S/B14/1) + ... (S/B14/1) = (S/B8) D4 ND6 + (S/B9) D4	D4 represents the halt on transmission error flag; D6 represents the suppress incorrect length flag	
	Set flip-flop IOPH0	S/NIOPH0 = (R/IOPH0) + ... (R/IOPH0) = IOPH0 SW15 + ... R/NIOPH0 = (S/IOPH0)	Change to IOPH1 SW8	
	Reset flip-flop NIOPH1	R/NIOPH1 = (S/IOPH1) (S/IOPH1) = IOPH0 SW15 + ... S/NIOPH1 = (R/IOPH1) + RESET/A		
	Enable signal BRSW8	BRSW8 = IOPH0 SW15 + ...		
	Set flip-flop SW6	S/SW6 = (S/SW6) + ... (S/SW6) = IOPH0 SW15 (SW1 + ...) + ... R/SW6 = RESET/A		
	Reset flip-flop SW7	R/SW7 = (R/SW7) (R/SW7) = IOPH0 SW15 + ... S/SW7 = (S/SW7) + TODATA	SW6 and NSW7 are used during IOPH1 SW8 to instruct the device controller to request a terminal order	
	Set flip-flop SW3	S/SW3 = ODINST + ... ODINST = ORDERIN IOPH0 SW15 R/SW3 = RESET/A	Flip-flop SW3 stores a terminal order condition, and is used during IOPH1 SW12 as a qualifying term	
	IOPH1 SW8 T8L	One clock long		
		Enable signal /ED/	/ED/ = SW6	Instruct device controller by means of /ED/ and N/ES/ to request a terminal order
		Disable signal /ES/	N/ES/ = NSW7	
Set flip-flop RSA		S/RSA = (S/RSA) (S/RSA) = IOPH1 SW8 ORDSW4 ORDSW4 = SW1 + SW4 E/RSA = NRS /RSA/ = RSA	Raise request strobe acknowledge to device controller, then drop it when device controller drops request strobe	
Set flip-flop RSCLLEN		S/RSCLLEN = (S/RSCLLEN) NCLEAR (S/RSCLLEN) = IOPH1 SW8 ORDSW4 + ... R/RSCLLEN = ... CLEN = NRSCLLEN + ...	Advance to IOPH1 SW9, then disable clock until device controller returns RS	

(Continued)

Table 3-114. Order-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPHI SW9 T8L	One clock long. Duration of clock controlled by device controller via RS		
	Set flip-flop SW6	S/SW6 = TODATA + ... TODATA = IOPHI SW9 ORDSW4 + ... ORDSW4 = SW1 + SW4 R/SW6 = RESET/A	Prepare to specify final byte exchange between integral IOP and device controller
	Set flip-flop SW7	S/SW7 = TODATA + ... R/SW7 = (R/SW7) + ...	
	Set the following status flip-flops, as applicable		
	Set flip-flop B1	S/B1 = (S/B1) IOPOP + ... (S/B1) = TORDIN A2 TORDIN = ORDERIN IOPHI SW9 A2 = Chaining modifier bit of order-in byte R/B1 = (R/B1)	Bits 0 through 7 of the A-register contain the order-in byte supplied by the device controller. Bits 0 through 7 of the D-register contain flags originally obtained from the IOFM register
	Set flip-flop B3	S/B3 = (S/B3) IOPOP + ... (S/B3) = TORDIN A3 D3 A3 = Channel end D3 = Interrupt on channel end R/B3 = BX	
	Set flip-flop B4	S/B4 = (S/B4) + ... (S/B4) = TORDIN A4 D5 + TORDIN A0 A3 D4 D5 + TORDIN A1 ND6 A3 D4 D5 A1 = Incorrect length A4 = Unusual end A0 = Transmission error D3 = Interrupt on channel end D4 = Halt on transmission error D5 = Interrupt on unusual end ND6 = Not suppress incorrect length R/B4 = BX	
	If (S/B3), or (S/B4), set flip-flop IODA0	S/IODA0 = (S/IODA0) + ... (S/IODA0) = (S/B3) + (S/B4) R/IODA0 = IODAX	Assemble terminal order in IODA register

(Continued)

Table 3-114. Order-In Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW9 T8L (Cont.)	If D2, set flip-flop IODA2 If B14, set flip-flop IODA3 (IODA0-IODA7) → (/DA0/-/DA7/) When RS, enable signal CLEN	S/IODA2 = TODATA D2 + ... D2 = Command chaining R/IODA2 = IODAX S/IODA3 = TODATA B14 + ... B14 = IOP halt R/IODA3 = IODAX /DA0/-/DA7/ = IODA0-IODA7 + ... CLEN = RSCLEN NRSA RS	From the IODA register the terminal order is transmitted automatically by data lines /DA0/-/DA7/ to the device controller Enable clock when RS is obtained from device controller
IOPH1 SW12 T5L	One clock long. Start of next clock controlled by device controller via NRS Enable signal /ED/ Enable signal /ES/ Set flip-flop RSA Set flip-flop RSACLEN	/ED/ = SW6 /ES/ = SW7 S/RSA = (S/RSA) (S/RSA) = IOPH1 SW12 SW3 SW3 = Set at IOPH0 SW15 clock E/RSA = NRS S/RSACLEN = (S/RSACLEN) NCLEAR (S/RSACLEN) = IOPH1 SW12 SW3 R/RSACLEN = ... CLEN = RSACLEN NRSA	Specify final byte exchange by means of /ED/ and /ES/ Raise request strobe acknowledge signal to device controller, then drop it when device controller drops request strobe Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc-resetting RSA. NRSA and RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller

Table 3-115. I/O Restoration Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW8 T8L	<p>Enable signal (S/AXRR/3)</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR9</p> <p>Maintain IOFR8 in a reset state</p>	<p>(S/AXRR/3) = IOPH1 SW8 (ORDSW4 + DASW4 IODC)</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/3) + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/AXRR/3) + ...</p> <p>R/IOFR8 = ...</p> <p>S/IOFR8 = (S/IOFR8)</p>	<p>Prepare to transfer contents of IOFM, area 01, to the A-register</p>
IOPH1 SW9 T8L	<p>(RR0-RR31) $\not\rightarrow$ (A0-A31)</p> <p>(B15-B31) \rightarrow (S15-S31)</p> <p>(S15-S31) $\not\rightarrow$ (P15-P31)</p> <p>(P15-P31) $\not\rightarrow$ (B15-B31)</p> <p>Set flip-flop BRP</p> <p>If NIFAM NRTO9 Enable signal BRSW11</p> <p>Enable signal (S/RW/2)</p> <p>Reset flip-flop NIOFM</p> <p>Enable signal (S/SXB)</p> <p>If SC, set flip-flop IOSC</p>	<p>AXRR = Set at IOPH1 SW8 clock</p> <p>IOFM = Set at IOPH1 SW8 clock</p> <p>IOFR9 = Set at IOPH1 SW8 clock</p> <p>NIOFR8 = Reset at IOPH1 SW8 clock</p> <p>SXB = Set at IOPH1 SW8 clock</p> <p>PXS = IOPH1 SW9 + ...</p> <p>BXP = BXP/1 + ...</p> <p>BXP/1 = IOPH1 SW9 + ...</p> <p>S/BRP = (S/BRP) + ...</p> <p>(S/BRP) = IOPH1 SW9 + ...</p> <p>BRSW11 = IOPH1 SW9 NIFAM NRTO9</p> <p>RTO9 = SW3 + ...</p> <p>IFAM = IFAST/S + IFAST/L + IFAMDS</p> <p>NIFAM \Rightarrow IOPH10</p> <p>(S/RW/2) = IOPH1 SW9 NRTO9</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/NIOFM) = (S/RW/2) + ...</p> <p>(S/SXB) = IOPH1 SW9 NIFAM NRTO9</p> <p>S/IOSC = (S/IOSC)</p> <p>(S/IOSC) = SC NSCINH IOPOP</p> <p>SCINH = N(IOPH1 SW9) IOACT + ...</p> <p>R/IOSC = IOPH1 SW13 IOB0 + ...</p>	<p>Transfer contents of IOFM, area 01, to the A-register</p> <p>Exchange contents of P-register with contents of B-register</p> <p>Indicates that P-register contains the program address</p> <p>If IOPH10, advance to IOPH1 SW11</p> <p>If another service call is pending, acknowledge it at this point</p>

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW9 T8L (Cont.)	<p>If IFAM</p> <p>Enable signal (S/AXRR)</p> <p>Reset flip-flop NIOFM</p> <p>Maintain flip-flops IOFR8 and IOFR9 in the reset state</p> <p>Enable signal (S/CXS)</p> <p>Enable signal (S/SXA)</p>	<p>(S/AXRR) = (S/AXRR/2) + ...</p> <p>(S/AXRR/2) = IOPH1 SW9 IFAM</p> <p>IFAM = IFAST/L + IFAST/S + IFAMDS</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/2) + ...</p> <p>R/IOFR8 = R/IOFR9 + ...</p> <p>S/IOFR8 = (S/IOFR8) + (S/AXRR/4) + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/AXRR/3) + (S/AXRR/6) + ...</p> <p>(S/CXS) = IOPH1 SW9 IFAM + ...</p> <p>(S/SXA) = IOPH1 SW9 IFAM + ...</p>	<p>Prepare to transfer contents of IOFM, area 00, to the A-register</p> <p>Prepare to transfer contents of sum bus to the C-register</p> <p>Preset adder for A → S in IOPH1 SW10</p>
IOPH1 SW10 T5L	<p>This phase entered from IOPH0 SW9 if IFAM</p> <p>One clock long</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) → (C0-C31)</p> <p>(RR0-RR31) → (A0-A31)</p> <p>If IOSC, set flip-flop IOFS</p> <p>Enable signal (S/RW/2)</p> <p>Enable signal (S/SXB)</p> <p>Reset flip-flop NIOFM</p> <p>Maintain flip-flops IOFR8 and IOFR9 in their reset states</p>	<p>SXA = Set at IOPH1 SW9 clock</p> <p>CXS = Set at IOPH1 SW9 clock</p> <p>AXRR = Set at IOPH1 SW9 clock</p> <p>NIOFR8 = Reset at IOPH1 SW9 clock</p> <p>NIOFR9 = Reset at IOPH1 SW9 clock</p> <p>S/IOFS = IOSC NPCP3 + ...</p> <p>(S/RW/2) = IOPH1 SW10 + ...</p> <p>(S/SXB) = IOPH1 SW10</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/NIOFM) = (S/RW/2) + ...</p> <p>R/IOFR8 = R/IOFR9 + ...</p> <p>S/IOFR8 = (S/IOFR8)</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p>	<p>Transfer contents of A-register via sum bus to C-register</p> <p>Transfer contents of IOFM, area 00, to the A-register</p> <p>If flip-flop IOSC was set at the end of IOPH1 SW9, raise function strobe</p> <p>Prepare to transfer new IOP status from B-register to IOFM, area 00</p>

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW11 T8L	One clock long		
	(B0-B31) → (S0-S31)	SXB = Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable RWXS/0-RWXS/1 = NRWXZ (RW-2 + ...) RW-2 = RW NCROSSEN RWXS/2 = RW-1 + ... RW-1 = RW-2 RWXS/3 = RW-1 + ...	Transfer new IOP status from B-register via sum bus to IOFM, area 00
	(S0-S31) ↗ (RW0-RW31)	RW = Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable IOFM = Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable NIOFR8 = Not set at last clock NIOFR9 = Not set at last clock	
	0 ↗ (D8-D15)	R/D8 = DX/1 DX/1 = D0815XZ + ... D0815XZ = IOPH1 SW11 R/D9 = DX/1 ⋮ R/D15 = DX/1	Clear old byte count
	If flip-flop IOSC was set in IOPH1 SW9, and IOPH1 SW10 was not entered, set flip-flop IOFS	S/IOFS = IOSC NPCP3 + ...	Raise function strobe
	If flip-flop IOSC was set in IOPH1 SW9, set flip-flop IOEN	S/IOEN = (S/IOEN) (S/IOEN) = IOPH1 SW11 IOSC NIOINH + ... R/IOEN = (R/IOEN) + ...	IOPH1 SW11 is one of four interruptible points for I/O service. The other three are shown in phase IOEN NIOIN of table 3-108
	If IFAM, enable signal (S/SXA)	(S/SXA) = IOPH1 SW11 IFAM + ...	Prepare adder for A → S in IOPH1 SW12
	If FAMDS, enable signal (S/AXRR)	(S/AXRR) = IOPH1 SW11 FAMDS + ...	Prepare to transfer contents of general register R to the A-register

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW11 T8L (Cont.)	<p>If IFAST</p> <p>Enable signal (S/AXRR)</p> <p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR9</p> <p>Leave flip-flop IOFR8 in a reset state</p> <p>If IOPH10 and not SW3, enable signal BRSW13</p>	<p>(S/AXRR) = (S/AXRR/3) + ...</p> <p>(S/AXRR/3) = IOPH1 SW11 IFAST + ...</p> <p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/AXRR/3) + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/AXRR/3) + ...</p> <p>R/IOFR9 = ...</p> <p>R/IOFR8 = ...</p> <p>S/IOFR8 = (S/IOFR8)</p> <p>BRSW13 = IOPH1 SW1 NIFAM NSW3</p> <p>NIFAM → IOPH10</p>	<p>Prepare to transfer contents of IOFM, area 01, to the A-register</p> <p>Branch to SW13</p>
IOPH1 SW12	<p>If IFAST</p> <p>(A0-A31) → (S0-S31)</p> <p>(S15-S31) ↗ (P15-P31)</p> <p>(P15-P31) ↗ (B15-B31)</p> <p>If IFAMDS</p> <p>(A0-A31) → (S0-S31)</p> <p>(S0-S31) ↗ (B0-B31)</p> <p>(RR0-RR31) ↗ (A0-A31)</p> <p>If IFAST</p> <p>(RR0-RR31) ↗ (A0-A31)</p> <p>Enable signal (S/SXD)</p> <p>Enable signal (S/RW)</p>	<p>SXA = Set at IOPH1 SW11 clock</p> <p>PXS = IOPH1 SW12 IFAST + ...</p> <p>BXP = BXP/1 + ...</p> <p>BXP/1 = IOPH1 SW12 IFAST + ...</p> <p>SXA = Set at IOPH1 SW11 clock</p> <p>BXS/0 = BXS/1 = BXS + ...</p> <p>BXS = IOPH1 SW12 IFAMDS + ...</p> <p>AXRR = Set at IOPH1 SW11 clock</p> <p>AXRR = Set at IOPH1 SW11 clock</p> <p>IOFM = Set at IOPH1 SW11 clock</p> <p>IOFR9 = Set at IOPH1 SW11 clock</p> <p>NIOFR8 = Not set at IOPH1 SW11</p> <p>(S/SXD) = IOPH1 SW12 + ...</p> <p>(S/RW) = (S/RW/3) + ...</p> <p>(S/RW/3) = IOPH1 SW12 + ...</p>	<p>Transfer contents of A-register to P-register</p> <p>Transfer contents of P-register to B-register</p> <p>Transfer contents of A-register to B-register</p> <p>Transfer contents of general register R to A-register</p> <p>Transfer contents of IOFM register, area 01, to A-register</p> <p>Prepare adder for D → S in IOPH1 SW13</p> <p>Prepare to transfer contents of sum bus to IOFM, area 01</p>

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW12 (Cont.)	<p>Reset flip-flop NIOFM</p> <p>Set flip-flop IOFR9</p> <p>Leave flip-flop IOFR8 in the reset state</p>	<p>R/NIOFM = ...</p> <p>S/NIOFM = N(S/IOFM)</p> <p>(S/IOFM) = (S/RW/3) + ...</p> <p>S/IOFR9 = (S/IOFR9) IOPOP</p> <p>(S/IOFR9) = (S/RW/3) + ...</p> <p>R/IOFR9 = ...</p> <p>R/IOFR8 = ...</p> <p>S/IOFR8 = (S/IOFR8)</p>	
IOPH1 SW13 NIOB0 T8L	<p>One clock long</p> <p>(D0-D31) → (S0-S31)</p> <p>(S0-S31) ↗ (RW0-RW31)</p> <p>P32 → S8</p> <p>P33 → S9</p> <p>(C0-C31) ↗ (D0-D31)</p> <p>If flip-flop IOEN was set in IOPH1 SW11 and FSL is returned by device controller, maintain flip-flop IOIN in a set state; otherwise, reset flip-flop IOIN</p>	<p>SXD = Set at IOPH1 SW12 clock</p> <p>RWXS/0 = RWXS/1 = NRWZ (RW-2 + ...)</p> <p>RW-2 = RW NCROSSEN</p> <p>RWXS/2 = RW-1 + ...</p> <p>RWXS/3 = RW-1 + ...</p> <p>RW-1 = RW-2</p> <p>RW = Set at IOPH1 SW12 clock</p> <p>IOFM = Set at IOPH1 SW12 clock</p> <p>IOFR9 = Set at IOPH1 SW12 clock</p> <p>NIOFR8 = Not set at IOPH1 SW12 clock</p> <p>S8 = P32 S0809XP + ...</p> <p>S0809XP = IOPH1 SW13 NDIS-4</p> <p>S9 = P33 S0809XP + ...</p> <p>DXC = IOPH1 SW13 NBXBR2 + ...</p> <p>S/IOIN = (S/IOIN)</p> <p>(S/IOIN) = FSL IOEN NIOINH NPH6</p> <p>R/IOIN = RESET/A</p> <p>RESET/A = IOPH1 SW13 + ...</p>	<p>Transfer contents of D-register via sum bus to IOFM, area 01</p> <p>Transfer byte level bits via sum bus into IOFM, area 01, bit positions 8 and 9</p> <p>Transfer contents of C-register to D-register</p> <p>Setting of flip-flop IOIN prepares CPU to process new service call and inhibits all other CPU functions</p>

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW13 NIOB0 T8L (Cont.)	If flip-flop IOEN was set in IOPH1 SW11, but FSL was not returned by device controller, reset flip-flop IOIN and branch to IOEN NIOIN NIOPH1. See table 3-116	R/IOIN = RESET/A RESET/A = IOPH1 SW13 + ...	Indicates that device controller, which originally raised new service call, has in the meantime dropped its service call pending condition. During IOEN NIOIN INOPH1 the I/O operation is aborted
	Set flip-flop NIOPH1	S/NIOPH1 = RESET/A + ...	
IOB0 + NIOEN	If flip-flop IOEN was not set in IOPH1 SW11 and NIPH10 and NPCP2:		
	and IFAST/L and OU0, enable signals PUC31 and RUC31	PUC31 = IOPH1 SW13 IFAST/L OU0 (NIOEN + ...) + ...	Increment P-register by one
		RUC31 = IOPH1 SW13 IFAST/L OU0 (NIOEN + ...) + ...	Increment private memory register R by one
	and IFAST/L and NOU0, enable signals PDC31 and RDC31	PDC31 = IOPH1 SW13 IFAST/L NOU0 (NIOEN + ...) + ...	Decrement P-register by one
		RDC31 = IOPH1 SW13 IFAST/L NOU0 (NIOEN + ...) + ...	Decrement private memory register R by one
	and IFAST/S, enable signals PDC31, RDC31, and (S/AXRR)	PDC31 = IOPH1 SW13 IFAST/S (NIOEN + ...) + ...	Decrement P-register by one
		RDC31 = IOPH1 SW13 IFAST/S (NIOEN + ...) + ...	Decrement private memory register by one
		(S/AXRR) = IOPH1 SW13 IFAST/S (NIOEN + ...) + ...	Prepare to transfer contents of private memory register to the A-register
	and IFAST/L, set flip-flops MRQ and DRQ	S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = IFAST/L IOPH1 SW13 (NIOEN + ...) + ...	Prepare to request next stack word from core memory in PH6
		R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Inhibits transmission of another clock until data release signal is received from core memory
and FAMDST, enable signal (S/SXA)	(S/SXA) = FAMDST PREIO/1 + ... PREIO/1 = IOPH1 SW13 IOEN NPCP2	Preset adder for A → S in IOEN IOIN NIOPH1	

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
IOBO + NIOEN (Cont.)	Set flip-flop PH6	S/PH6 = BRPH6 NIOEN NCLEAR + ... BRPH6 = IOPH1 SW13 (S/PH6/IO) + ... (S/PH6/IO) = IOPH1 SW13 NIPH10 NPCP2 (NIOEN + ...)	Exit from I/O phases and return to execution phase PH6
	Set flip-flops MRQ and DRQ	R/PH6 = ... S/MRQ = (S/MRQ) (S/MRQ) = (S/MRQ/2) + ... (S/MRQ/2) = IOPH1 SW13 IPH10 NPCP2 (NIOEN + ...) + ... R/MRQ = ... S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + ... R/DRQ = ...	Prepare to request next instruction from core memory in PH10 Inhibits transmission of another clock until data release signal is received from core memory
	Set flip-flop PH10	S/PH10 = BRPH10 NCLEAR + ... BRPH10 = IOPH1 SW13 IPH10 NPCP2 (NIOEN + ...) + ... R/PH10 = ...	Exit from I/O phases and return to execution phase PH10
	If IOBO, set flip-flop NIOB0	S/NIOB0 = IOPH1 SW13 + RESET/A	Erase I/O abort condition

Table 3-116. I/O Abort Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOEN NIOIN NIOPH1 NIOB0 T5L	One clock long Enable signal IOENNIN Reset flip-flop NIOB0	IOENNIN = IOEN NIOIN NIOPH1 R/NIOB0 = (S/IOB0) (S/IOB0) = IOENNIN NIOINH AVO S/NIOB0 = IOPH1 SW13 + RESET/A	Indicates I/O disable condition Stores I/O abort condition at clock following AVO. Signal AVO supplied by the device controller system following a new service call, specifies an unusual condition
IOEN NIOIN NIOPH1 IOB0 T5L	One clock long Reset flip-flop NIOPH1 Enable signal BRSW13	R/NIOPH1 = (S/IOPH1) (S/IOPH1) = IOENNIN IOB0 + ... S/NIOPH1 = (R/IOPH1) + RESET/A BRSW13 = AVO IOB0 IOENNIN + ...	Return to IOPH1 SW13 (See table 3-115.)

Table 3-117. Summary of I/O Phase Sequences

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOEN IOIN NIOPHI T8L or T5L	I/O Setup <div style="display: flex; align-items: center;"> <div style="font-size: 3em; margin-right: 10px;">{</div> <div> <p>S/IOPH0 S/SW8 R/IOEN R/IOFS (S/AXRR/2) S/IOFM</p> <p>DC/D Address To IOFR FR \rightarrow IOFR IFAMDS \Rightarrow A \rightarrow S S \rightarrow RW(R) IFAST/L \Rightarrow A \rightarrow S S \rightarrow C</p> </div> </div>				
IOPH0 SW8 T5L	I/O Setup <div style="display: flex; align-items: center;"> <div style="font-size: 3em; margin-right: 10px;">{</div> <div> <p>RR \rightarrow A [00] R/PEM R/IOSC S/RSCLN</p> <p>IFAST/L \Rightarrow B \rightarrow S or IFAST/S S \rightarrow P P \rightarrow B</p> <p>IOPH10 \Rightarrow (S/SXA) BRSW10 S/IOFM S/IOFR9</p> </div> </div>				
IOPH0 SW9 T8L (RS)	I/O Setup <div style="display: flex; align-items: center;"> <div style="font-size: 3em; margin-right: 10px;">{</div> <div> <p>PCP2 or IFAMDS or IFAST/L or IFAST/S</p> <p>\Rightarrow B \rightarrow S S \rightarrow RW (00) CLEN</p> </div> </div>				

(Continued)

(Continued)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH0 SW10 T5L	I/O Setup $\left\{ \begin{array}{l} A \rightarrow S \\ S \not\rightarrow B \\ P \rightarrow B \\ IOPH10 \Rightarrow RR \not\rightarrow A [01] \\ \quad (S/SXA) \\ \quad BRSW12 \\ \quad CLEN \\ NIOPH10 \Rightarrow (S/SXC) \\ \quad S/IOFM \\ \quad S/IOFR9 \end{array} \right.$				
IOPH0 SW11 T8L	I/O Setup $\left\{ \begin{array}{l} C \rightarrow S \\ S \not\rightarrow RW [01] \\ (S/SXA) \end{array} \right.$				
IOPH0 SW12 T5L	I/O Setup $\left\{ \begin{array}{l} A \rightarrow S \\ S \not\rightarrow D \\ A8 \Rightarrow S/P32 \\ A9 \Rightarrow S/P33 \\ DOR \Rightarrow S/SW1 \\ IOR \Rightarrow S/SW2 \end{array} \right.$	(S/AXRR/4) S/IOFM S/IOFR8 S/IOPH3 R/IOPH0 BRSW8		S/MRQ S/DRQ S/IOPH2 R/IOPH0	(S/SXDM1)
IOPH2 SW13 DR				MB → C P32 → BC0 P33 → BC0 (S/SXC)	
IOPH2 SW14 T5L				C → S S → A DECR → (BC0-BC1) BCZ ⇒ S/IOPH0 R/IOPH2 BRSW13 (S/SXDM1)	

Table 3-117. Summary of I/O Phase Sequences (Cont.)

Table 3-117. Summary of I/O Phase Sequences (Cont.)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH0 SW15 T5L		S/SW6 (ED) R/SW7 (NES) VORDER ⇒ (S/SXA) R/IOPH0 S/IOPH1 BRSW8	A0 ⇒ S/B9 A1 ⇒ S/B8 (S/B8) (S/B9) } ⇒ S/B14 D4 ND6 } S/SW3 S/SW6 (ED) R/SW7 (NES) S/IOPH1 R/IOPH0 BRSW8		NB0 } ⇒ C → S → A NSW4 } NP32 P33 ⇒ AXAR8 P32 NP33 ⇒ AXAR16 P32 P33 ⇒ AXAR24 NSW4 ⇒ (S/SXA) ND7 ⇒ { (S/MBXS) { S/MRQ { S/DRQ R/IOPH0 S/IOPH1 BRSW8
(Continued) IOPH1 SW8	{ (S/AXRR/3) S/IOFM S/IOFR9 I/O Restoration	T8L ED NES S/RSA VORDER ⇒ A → S → P Read Backward ⇒ S/B0 IOP Control } ⇒ S/B13 Error } IOP Memory } ⇒ S/B12 Error } IOP Halt ⇒ S/B14 ADNH ⇒ S/B11 S/RSCLN	T8L ED NES S/RSA S/RSCLN	T8L I → P S/SW6 S/SW7 ADNH ⇒ S/B11 PEM + SW4 ⇒ S/B14 SW0 D1 ⇒ S/B2 IODC DASW4 ⇒ { S/SW4 { R/IOPH1 { S/IOPH3 { BRSW8 { S/AXRR/4) { S/IOFM { S/IOFR8	DR A → S → MB NB0 ⇒ I → P B0 ⇒ -I → P S/SW6 S/SW7 ADNH ⇒ S/B11 DAP ⇒ S/B9 PEM + DAP D4 ⇒ S/B14 SW0 D1 DASW4 ⇒ S/B2 IODC DASW4 ⇒ { S/SW4 { R/IOPH1 { S/IOPH3 { BRSW8 { (S/AXRR/4) { S/IOFM { S/IOFR8

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH2 SW15 T5L				AXAL8 DECR \rightarrow (BC0-BC1) NBCZ \Rightarrow BRSW15 BCZ \Rightarrow S/IOPH0 R/IOPH2 BRSW13 (S/SXDM1)	
IOPH3 SW8 T5L		RR \rightarrow A [10] (S/AXRR/4) (S/AXRR/6) S/IOFR8 S/IOFR9 S/SW3 S/B10			
IOPH3 SW9 T5L		RR \rightarrow A [11] AXAL8 (S/SXAP1)			
IOPH3 SW10 B1 T5L		A + 1 \rightarrow S S \rightarrow A R/B1 (S/SXP1) BRSW10			
IOPH3 SW10 NB1 T5L		AXSL1 (S/SXA) SXAP1 \Rightarrow A + 1 \rightarrow S SXA \Rightarrow A \rightarrow S			
IOPH3 SW11 T5L		A \rightarrow S S \rightarrow P S/MRQ S/MRQP1 AXSR1 (S/SXA)			

(Continued)

Table 3-117. Summary of I/O Phase Sequences (Cont.)

Table 3-117. Summary of I/O Phase Sequences (Cont.)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH3 SW11 T5L (Cont.)		(S/RW/4) S/IOFM S/IOFR8 R/IOFR9 NSW5 ⇒ (R/PEM)			
IOPH3 SW12 T8L		A → S S → RW [10] S/DRQ (S/RW/3) (S/RW/4) S/RW8 S/RW9 S/IOFM AXAL8 (S/SXA)			
IOPH3 SW13 DR		A → S → RW [11] MB → C (S/SXC) P + 1 → P			
IOPH3 SW14 T5L		C → S → A (S/SXA) IOTRIN ⇒ S/SW5 BRSW10 NIOTRIN ⇒ S/MRQ S/DRQ R/SW5			
IOPH3 SW15 DR		A → IODA → /DA/ A → S A30 → P32 A31 → P33 AXSR2 MB → C S/IOPH0 R/IOPH3 BRSW15			

(Continued)

(Continued)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPHO SW13			T5L /DA/ → S ↗ → A BRSW15	T8L (D -1) → S ↗ → D S1631Z ⇒ S/SW0 A ↗ → IODA → /DA/ (A0-A7) Even ⇒ S/IODAP Odd ⇒ R/IODAP AXAL8 RSCLN ⇒ I ↗ → (P32-P33) RS ⇒ CLEN	T8L (D -1) → S ↗ → D S1631Z ⇒ S/SW0 R/IODAP NRSCLEN } ⇒ (S/CXS) NP32 NP33 } RSCLN } ⇒ AXAR8 NP32 P33 } RSCLN } ⇒ AXAR16 P32 NP33 } RSCLN } ⇒ AXAR24 P32 P33 } RSCLN } ⇒ I ↗ → (P32-P33) NBO } RSCLN } ⇒ -1 ↗ → (P32-P33) BO } RS ⇒ CLEN
IOPHO SW14 T8L			VDATAOUT ⇒ BRSW13 S/RSA S/RSCLN (S/SXDM1) NVDATAOUT ⇒ BRSW8 R/IOPHO S/IOPH1	DA → S ↗ → A, NP32 NP33 ⇒ S/MBXS/0 NP32 P33 ⇒ S/MBXS/1 P32 NP33 ⇒ S/MBXS/2 P32 P33 ⇒ S/MBXS/3 CXS ⇒ S → C Parity Checks ⇒ IOPC Parity Fails ⇒ S/IODAP VDATAIN ⇒ S/RSA S/RSCLN (S/SXDM1) BRSW13 NVDATAIN ⇒ (S/SXC)	

Table 3-117. Summary of I/O Phase Sequences (Cont.)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH1 SW9 T8L	I/O Restoration and processing of new service call $RR \rightarrow A [01]$ $B \rightarrow S \rightarrow P$ $P \rightarrow B$ S/BRP $\left. \begin{matrix} NIFAM \\ NRT09 \end{matrix} \right\} \Rightarrow \left. \begin{matrix} BRSW11 \\ (S/RW/2) \\ S/IOFM \\ (S/SXB) \end{matrix} \right\}$ $SC \Rightarrow S/IOSC$ $IFAM \Rightarrow \left. \begin{matrix} (S/AXRR/2) \\ S/IOFM \\ (S/CXS) \\ (S/SXA) \end{matrix} \right\}$	S/SW6 S/SW7 D1 SW0 \Rightarrow S/IODA0 ND0 SW0 \Rightarrow S/IODA1 D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3 RS \Rightarrow CLEN	S/SW6 S/SW7 A2 \Rightarrow S/B1 A3 D3 \Rightarrow S/B3 A4 D5 \Rightarrow S/B4 $\left. \begin{matrix} (S/B3) \\ + \\ (S/B4) \end{matrix} \right\} \Rightarrow S/IODA0$ D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3 RS \Rightarrow CLEN	RTO9 \Rightarrow $\left\{ \begin{matrix} S/SW3 \\ S/SW6 \\ R/SW7 \\ PEM \Rightarrow S/B14 \end{matrix} \right\}$ NRT09 \Rightarrow $\left\{ \begin{matrix} S/RSA \\ S/RSCLN \\ ED \\ ES \end{matrix} \right\}$	RTO9 \Rightarrow $\left\{ \begin{matrix} S/SW3 \\ S/SW6 \\ R/SW7 \\ PEM \Rightarrow S/B14 \end{matrix} \right\}$ NRT09 \Rightarrow $\left\{ \begin{matrix} S/RSA \\ S/RSCLN \\ ED \\ ES \end{matrix} \right\}$
(Continued) IOPH1 SW10 T5L	I/O Restoration and processing of new service call $A \rightarrow S \rightarrow C$ $RR \rightarrow A [00]$ $IOSC \Rightarrow S/IOFS$ (S/RW/2) (S/SXB) S/IOFM			S/RSA S/RSCLN ED NES	S/RSA S/RSCLN ED NES
IOPH1 SW11 T8L	I/O Restoration and processing of new service call $B \rightarrow S \rightarrow RW [00]$ $0 \rightarrow (D8-D15)$ $\left. \begin{matrix} IOSC \\ NIOFS \end{matrix} \right\} \Rightarrow S/IOFS$ $IOSC \Rightarrow S/IOEN$ $IFAM \Rightarrow (S/SXA)$ $\left. \begin{matrix} NIFAM \\ NSW3 \end{matrix} \right\} \Rightarrow BRSW13$ $FAMDS \Rightarrow (S/AXRR)$ $IFAST \Rightarrow \left\{ \begin{matrix} (S/AXRR) \\ S/IOFM \\ S/IOFR9 \end{matrix} \right\}$			S/SW7 TODATA SW0 D1 \Rightarrow S/IODA0 SW0 ND0 \Rightarrow S/IODA1 D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3	S/SW7 TODATA SW0 D1 \Rightarrow S/IODA0 SW0 ND0 \Rightarrow S/IODA1 D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3

Table 3-117. Summary of I/O Phase Sequences (Cont.)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
IOPH1 SW12 T5L	I/O Restoration and processing of new service call IFAST \Rightarrow $\left\{ \begin{array}{l} A \rightarrow S \rightarrow P \\ P \rightarrow B \\ RR \rightarrow A[01] \end{array} \right.$ IFAMDS \Rightarrow $\left\{ \begin{array}{l} A \rightarrow S \rightarrow B \\ RR \rightarrow A[R] \end{array} \right.$ S/SXD (S/RW/3) S/IOFM S/IOFR9	ED ES S/RSA S/RSACLEN NRS \Rightarrow CLEN	ED ES S/RSA S/RSACLEN NRS \Rightarrow CLEN	ED ES S/RSA S/RSACLEN NRS \Rightarrow CLEN	ED ES S/RSA S/RSACLEN NRS \Rightarrow CLEN
IOPH1 SW13 NIOB0 T8L	I/O Restoration and processing of new service call D \rightarrow S \rightarrow RW [01] P32 \rightarrow S8 P33 \rightarrow S9 C \rightarrow D IOEN FSL \Rightarrow IOIN R/IOPH1 IOEN FSL \Rightarrow IOIN				
IOB0 + NIOEN	NIOEN + NFSL \Rightarrow R/IOIN NIOEN } \Rightarrow (P + 1) \rightarrow P FAST/L } \Rightarrow (R + 1) \rightarrow R OU0 NIOEN } (P - 1) \rightarrow P FAST/L } \Rightarrow (R - 1) \rightarrow R NOU0 NIOEN } (P - 1) \rightarrow P FAST/S } \Rightarrow (R - 1) \rightarrow R (S/AXRR) IOEN } NPCP2 } \Rightarrow (S/SXA) FAMDST }				

(Continued)

Table 3-117. Summary of I/O Phase Sequences (Cont.)

PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	SPECIAL ACTIVITIES			
		Order Out and Data Chaining	Order In	Data Out	Data In
NIOB0 + IOEN (Cont.)	I/O Restoration and processing of new service call { NIOEN } ⇒ { S/MRQ IFAST/L } ⇒ { S/DRQ NIOEN } ⇒ S/PH6 NIPH10 } NPCP2 } NIOEN } ⇒ { S/MRQ IPH10 } ⇒ { S/DRQ S/PH10 } IOB0 ⇒ R/IOB0 }				

Table 3-117. Summary of I/O Phase Sequences (Cont.)

3-138 POWER DISTRIBUTION


The following units supply and distribute power in the Sigma 5 CPU, memory, and peripheral equipment:

- a. Main power distribution box
- b. Power junction box
- c. PT14 converter power supply
- d. PT15 inverter power supply
- e. PT16 logic power supply

- f. PT17 memory power supply
- g. PT18 interface power supply

3-139 Main Power Distribution Box

Primary power is supplied to the Sigma 5 system through the main power distribution box in the CPU. The power distribution box, as shown in figure 3-234, contains a LOCAL-OFF-REMOTE switch, five connectors, a contactor, terminal board, and power monitor assembly. Details of the power monitor assembly are presented under the description of the power fail-safe feature in this section.



901172A. 3240

Figure 3-234. Main Power Distribution Box, Schematic Diagram

The LOCAL-OFF-REMOTE switch (S1, figure 3-234), allows the operator to select whether power shall be turned on and off at the PCP or at some unit of peripheral equipment. The solenoid-actuated contactor (CB1) is controlled through switch S1; this contactor connects the primary power source with the PT14 power supply and the five connectors in the main power distribution box. Duplex connectors J3 and J4 supply power at 120v/60 Hz to unit ventilating fans and to the power junction box. Connectors J1 and P1 connect local and remote power controls, respectively, to S1. The local power control is on the processor control panel; the remote power controls are on the peripheral equipment. Connector J2 supplies source power to the power monitor assembly. Terminal board TB1 serves as a connection point for primary power input.

3-140 Power Junction Box

The power junction box provides four 120v/60 Hz connectors and six 120v/2 kHz connectors. The 60 Hz power is derived from the main power distribution box; the 2 kHz power is obtained from the PT15 power supply.

3-141 Power Supplies


The PT14/PT15 power supply combination changes the 60 Hz source power to 2 kHz, which serves as input to PT16, PT17, and PT18. Detailed descriptions and theories of

operation for the PT-series power supplies are covered in associated technical manuals applicable to each power supply.

A power frequency of 2 kHz is used so that the individual low-voltage high-current power supplies may be small enough to be mounted on each frame. As a result, short, direct connections to the high-current loads are used.

The physical and electrical configuration of power supplies and the locations of voltage terminals are presented in a series of illustrations. Figure 3-235 emphasizes PT16 and PT17 details and shows the mounting of these power supplies relative to the PT14 and PT15 power supplies and main power distribution box. Figure 3-236 shows PT14 and PT15 power supplies, main power distribution box, and power junction box physical details. Figure 3-237 shows the CPU and memory backwiring, with terminals that provide ground, +4v, +8v, -8v, +21.5v, +24v, and +10.25v. Refer to table 3-118 for jacks and pins on which the voltages appear.

Power interconnection varies with the Sigma 5 configuration and peripheral equipment used. Therefore, typical power connections are shown in figure 3-238. One Sigma 5 cabinet and an accessory cabinet for optional equipment are shown as examples. More than one power junction box may be used when a greater number of outlets are required.




LEGEND

- VC VOLTAGE, CONSTANT
- VCR VOLTAGE, DIODE (CR)
(USED TO NULL AN AMPLIFIER
CONTROLLED BY TEMPERATURE
SENSING DIODES)
- VD VOLTAGE, DRIVE


Figure 3-235. Physical Details of Sigma 5
PT16 and PT17 Power Supplies

900630A. 359



900630A, 360

Figure 3-236. Physical Details of PT14 and PT15 Power Supplies, Main Power Distribution Box, and Power Junction Box



NOTES:
 1. ALL JACKS IN CPU +4V ON PIN 49
 +8V ON PIN 51 GROUND ON PINS
 0, 16, 32, 48. SEE TABLE 3-20
 FOR JACK AND PIN NUMBERS FOR:
 -8V IN CPU AND ALL MEMORY
 VOLTAGES

2. *VD VARIES IN VOLTAGE
 DEPENDING UPON MEM-
 ORY USED AND AMBIENT
 TEMPERATURE

LEGEND
 VC VOLTAGE, CONSTANT
 VD VOLTAGE, DRIVE
 VM VOLTAGE, MIDDLE
 (1/2 VD)

Figure 3-237. Voltage Terminals on Backwiring Boards and PT16 and PT17 Power Supplies
 900630A, 361




Figure 3-238. Typical Power Distribution Diagram

901172A, 3241

Table 3-118. Voltages on Pins and Jacks in Backwiring

Row	Ground	+4v	+8v	-8v	vc +24v	vd +21.5v	vm +10.25v
A	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pins 50; jacks 1, 2, 3,4,28,30,32			
B	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 1,3,5,6,7,8,30,32			
C	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 1,3,5,7,11,25,27			
D	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 4, jack 32			
E	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 2, 3, 22			
F	Pins 0,16,32,48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 3 thru 12, 27 thru 32			
G	Pins 0,16,32,48; jacks 1, 2,11,16 Pins 0,16,48; jacks 3 thru 8, 12,13,14 Pins 0,20,48; jacks 9,10 Pins 16,32; jack 15	Pin 49; jacks 3 thru 8, 11 thru 16	Pin 51; jacks 3 thru 8, 12 thru 16		Pin 1, jack 15	Pin 31; jacks 9,10 Pin 20; jack 15	Pin 21; jacks 9, 10
H	Pins 3, 20; jacks 1 thru 16					Pin 51; jacks 1 thru 16	Pin 21; jacks 1 thru 16
J	Pins 0,16,32,48; jacks 1,4,7,10,13,16 thru 32 Pins 0,20,48; jacks 2,3,5,6,8,9,11,12,14,15						

SECTION IV
MAINTENANCE AND PARTS LIST

4-1 MAINTENANCE

Maintenance requirements for the Sigma 5 computer depend upon the selection of optional features and device controllers included in the CPU and core memory. Reference documents for basic and optional features are identified in this section. For maintenance of an item of peripheral equipment and its controller, refer to the appropriate technical and programming manuals.

4-2 SPECIAL TOOLS AND TEST EQUIPMENT

Special tools and test equipment recommended for repair or maintenance of the Sigma 5 computer are listed in table 4-1.

4-3 PREVENTIVE MAINTENANCE

Preventive maintenance of the Sigma 5 computer consists of scheduled diagnostic testing in addition to visual inspection and routine maintenance. Because there are no mechanical devices in the Sigma 5, lubrication and mechanical adjustments are not required.

External surfaces of the Sigma 5 computer cabinets must be kept clean and free of dust. Doors and panels must close completely and be in reasonable alignment. Tops of cabinets must be cleared of all materials so that fan assemblies are able to expel the air taken in at the bottom of the cabinets.

The interior of cabinets must be free of wire cuttings, dust, and other foreign matter. No clip leads or push-on jumpers should be in use during normal operation, and all cables must be neatly dressed by sufficient clamps or routing. All chassis and frames must be properly bolted down, with all hardware in place.

The air filters (SDS part number 117427) should be checked for cleanliness periodically. They may be washed with water and detergent, and reinstalled.

Note

Do not spray the Sigma series filters with adhesive fluid, since it inhibits air flow.

Table 4-1. Special Tools and Test Equipment

Name	Manufacturer's Part No.	Manufacturer
P6010 IBM accessories and probe package	010-0186-00	Tektronix Beaverton, Oregon
Oscilloscope	453	
Wirewrap tool	14XA2	Gardner-Denver Grand Haven, Mich.
Wirewrap bit	502128	
Wirewrap sleeve	502129	
Wire unwrap tool	505084(LH)	
Module extractor	126668	SDS
Extender Module ZT10	117037	
Solder sucker	(None)	
Device controller simulator JK58	124300	

4-4 DIAGNOSTIC TESTING

Diagnostic test procedures for features of the Sigma 5 computer are described in the documents listed in table 4-2. The diagnostic test programs should be run at intervals not longer than those indicated in table 4-3. Diagnostic test procedures should be run with power supplies at normal, +10 percent level, and -10 percent level.

4-5 ELECTRONIC TESTING

For two- or three-port memories, make the following electrical performance monitoring measurements each time the MEDIC 75 diagnostic program is run.

- a. Remove AT11 modules from 6C, 4D, and 8D to present continuous memory requests from all ports.
- b. Place address switches for each port to a starting address of zero (see table 4-11).
- c. Ground pins 8D-36 (signal ORAB), 4D-36 (signal ORAC), 6C-36 (signal ORBC), and 3D-35 (signal MR).
- d. Check that memory cycles (period approximately 860 nsec) are initiated at the following pins by signal CFA.

<u>Pin</u>	<u>Signal</u>	<u>Duration</u>
29C-7	CFA	True approximately 350 nsec
29C-21	CFB	True approximately 60 nsec

- e. Ground pin 29C-7 (signal CFA).
- f. Check that signal CFB initiates memory accesses approximately every 860 nsec.
- g. Ground pin 29C-21 (signal CFB).
- h. Check that signal APA causes memory cycles with a period of 1.1 μ sec (1100 nsec) at the following pins.

<u>Pin</u>	<u>Signal</u>	<u>Duration</u>
27D-18	APA	True for approximately 250 nsec
27D-2	APB	True for less than 60 nsec

- i. Ground pin 27D-18 (signal APA).
- j. Check that signal APB causes memory cycles approximately every 1100 nsec, and is true for approximately 250 nsec.
- k. Ground pin 27D-2 (signal APB).
- l. Check that there are no memory cycles, and that signal MI (pin 28D-2) is false.
- m. Remove all grounds attached in steps c, e, g, i, and k, except the one on pin 3D-35 (signal MR).
- n. Check that continuous memory cycles are generated from port C (indicating that signals MQA and MQB are locked out), that signal ADC (pin 29D-15) is true, and that MI (pin 28D-2) is true approximately every 860 nsec.
- o. Ground pin 8D-36 (signal ORAB).
- p. Check that port B initiates memory cycles and that signal CFB (pin 29C-21) is true for approximately 350 nsec.
- q. Ground pin 4D-36 (signal ORAC).
- r. Check that port A causes memory cycles and that signal CFA (pin 29C-7) is true for approximately 350 nsec.
- s. Remove all grounds, and restore address switches to original value.

4-6 SWITCH SETTINGS

Modules ST14 and LT26, included in features of the Sigma 5 computer, require specific settings of switches to enable proper operation of the computer, as summarized in

table 4-4. The reference designations for switches on these modules are indicated in figure 4-1 and figure 4-2.

Primary sources for switch position data are listed in table 4-4. Table 4-5 summarizes functions of switches associated with the memory. Tables 4-6 through 4-17 locate modules ST14 and LT26 as specified in module location charts for each feature. Basic and optional features of the Sigma 5 computer are normally assigned locations in accordance with the Sigma 5 System Installation Drawing (137112). However, locations in a specific installation should be verified by consulting documents included with the equipment.

Switches associated with the floating point feature permit display of data stored in the floating point registers on the CPU DISPLAY indicators when the REGISTER SELECT switch is in the EXT position. The type of data displayed is described in detail in Section III of this manual and is summarized in table 4-18.

Table 4-2. Diagnostic Programming Manuals

Publication Number	Publication Title
900712	Sigma 5 and 7 Diagnostic Control Program
900825	Sigma 5 and 7 Memory (\geq 8K) Test (MEDIC 75)
900870	Sigma 5 and 7 CPU Diagnostic System (Verify)
900891	Sigma 5 and 7 CPU Diagnostic System (Pattern)
900898	Sigma 5 and 7 CPU Diagnostic System (Float)
900972	Sigma 5 and 7 Relocatable Diagnostic Program Loader
901071	Sigma 5 and 7 Memory Interleaving Test (MIT)
901076	Sigma 5 and 7 Systems Monitor
901126	Sigma 5 and 7 Multiplexor IOP Test
901134	Sigma 5 and 7 Interrupt Test
901135	Sigma 5 and 7 Power Fail-Safe Test
901136	Sigma 5 and 7 Real-Time Clock Test
901158	Sigma 5 and 7 Selector IOP Channel Test
901516	Sigma 5 and 7 CPU Diagnostic Program (Memory Protect)
901519	Sigma 5 CPU Diagnostic System (Suffix)
901523	Sigma 5 CPU Diagnostic System (Auto)




Figure 4-1. Address Selector Module ST14

Table 4-3. Diagnostic Programming Schedule

Feature	Publication	Interval
Central Processing Unit	*	2 weeks
4K Memory	†	2 weeks
Multiplexing IOP	901126	2 weeks
Real-Time Clock	901136	4 weeks
Power Fail-Safe	901135	8 weeks
Memory Protection	901516	2 weeks
Private Memory Register Extension	900891	2 weeks
Floating Point	900898	2 weeks
External Interrupt Chassis	901134	2 weeks
Memory Expansion (8K, 12K, 16K)	900825	2 weeks


Table 4-3. Diagnostic Programming Schedule (Cont.)

Feature	Publication	Interval
Two- to Three-Port Expansion	**	
Three- to Six-Port Expansion	**	
Additional Eight Subchannels	901126	2 weeks
Selector IOP	901158	4 weeks
Additional Selector Channel	901158	4 weeks

* CPU is tested by five programs (described in publications 900870, 900891, 900898, 901519, and 901523) which also test optional features.

† No test for 4K memory; see publication number 900825 for memory of 8K and greater.

** No test for expansion units. Malfunction detected as part of memory test.



901172A.401

Figure 4-2. Switch Comparator LT26

Table 4-4. Switch Setting Data

Function	MLC	Installation	Module	Table
Real-Time Clock	135273	133279	ST14	4-6
Port Expansion	117652	127409	ST14	4-1
Memory Interleave	117652	127409	ST14	4-8
Memory Fault Number	117652	127409	ST14	4-9
Memory Size	117652	127409	ST14	4-10
MIOp Address	123656	123652	LT26	4-17
Priority Interrupt				
Most Significant Digit	129700	124469	LT26	4-14
Least Significant Digit	129700	124469	LT26	4-12
Register Extension Unit	124819	124816	LT26	4-13
SIOP Address	134000	133995	LT26	4-15
SIOP Bus Share	134000	133995	LT26	4-16
Floating Point	145613	136253	ST14	4-18
Starting Address	117652	127409	ST14	4-11

Table 4-5. Memory Setup Switches in ST14 Modules

Module Location	Function
20C	PORT EXPANSION S1-1 S1-2 S1-3 S1-4 S1-5
	STARTING ADDRESS - PORT C S1-6 S1-7 S1-8 S1-9 S1-10
	STARTING ADDRESS - PORT A S1-11 S1-12 S1-13 S1-14 S1-15
21C	MEMORY SIZE INTERLEAVE SIZE S1-1 S1-2 S1-3 S1-4 S1-5
	INTERLEAVE SIZE MEMORY NUMBER S1-6 S1-7 S1-8 S1-9 S1-10
	STARTING ADDRESS - PORT B S1-11 S1-12 S1-13 S1-14 S1-15

Table 4-6. Address Selector Module ST14 Switch Settings for Counters (Location 3K)

Counter 1	S1-12	S1-13	S1-14	S1-15
Counter 2	S1-7	S1-8	S1-9	S1-10
Counter 3	S1-2	S1-3	S1-4	S1-5
External Freq	0	0	0	0
500 Hz	1	0	0	0
2000 Hz	X	1	0	0
8000 Hz	X	X	0	1
Notes				
1. X denotes that switch setting is irrelevant				
2. Input counter 4 always wired to 500 Hz				

Table 4-7. Switch Settings for ST14 Modules in Port Expansion (Location 20C)

Condition	Switch
Port A Expanded	S1-2 set to 1
Port A Not Expanded	S1-2 set to 0
Port B Expanded	S1-1 set to 1
Port B Not Expanded	S1-1 set to 0

Table 4-8. Switch Settings for ST14 Modules in Memory Interleave (Location 21C)

Interleave Size	S1-3	S1-4	S1-5	S1-6
None	0	0	0	0
8K	1	0	0	0
16K	0	1	0	0
32K	0	0	1	0
64K	0	0	0	1

Table 4-9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C)

Memory Number	S1-8	S1-9	S1-10
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0

Table 4-9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C) (Cont.)

Memory Number	S1-8	S1-9	S1-10
5	1	0	1
6	1	1	0
7	1	1	1
Note			
Memory fault lights are numbered 1 through 8, so that light number is one greater than switch code.			

Table 4-10. Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C)

Memory Size	S1-1	S1-2
4K	0	0
8K	0	1
12K	1	0
16K	1	1

Table 4-11. Starting Address in ST14 Modules

Port A (20 C)	S11	S12	S13	S14	S15
Port B (20 C)	S6	S7	S8	S9	S10
Port C (21 C)	S11	S12	S13	S14	S15
Memory Size					
0K	0	0	0	0	0
4K	0	0	0	0	1
8K	0	0	0	1	0
12K	0	0	0	1	1
16K	0	0	1	0	0
20K	0	0	1	0	1
24K	0	0	1	1	0
28K	0	0	1	1	1

(Continued)

Table 4-11. Starting Address in ST14 Modules (Cont.)

Port A (20 C)	S11	S12	S13	S14	S15
Port B (20 C)	S6	S7	S8	S9	S10
Port C (21 C)	S11	S12	S13	S14	S15
Memory Size					
32K	0	1	0	0	0
36K	0	1	0	0	1
40K	0	1	0	1	0
44K	0	1	0	1	1
48K	0	1	1	0	0
52K	0	1	1	0	1
56K	0	1	1	1	0
60K	0	1	1	1	1
64K	1	0	0	0	0
68K	1	0	0	0	1
72K	1	0	0	1	0
76K	1	0	0	1	1
80K	1	0	1	0	0
84K	1	0	1	0	1
88K	1	0	1	1	0
92K	1	0	1	1	1
96K	1	1	0	0	0
100K	1	1	0	0	1
104K	1	1	0	1	0
108K	1	1	0	1	1
112K	1	1	1	0	0
116K	1	1	1	0	1
120K	1	1	1	1	0
124K	1	1	1	1	1

Table 4-12. Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit)

Module Location	Interrupt Level Address*	Switch Module (1J)	Switch Setting†
7J	X0	None	0
	X1	None	0

Table 4-12. Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit) (Cont.)

Module Location	Interrupt Level Address*	Switch Module (1J)	Switch Setting†
8J	X2	S1-1	1
	X3	S1-2	1
9J	X4	S1-3	1
	X5	S1-4	1
10J	X6	S1-5	1
	X7	S1-6	1
14J	X8	S1-7	1
	X9	S1-8	1
15J	XA	S1-9	1
	XB	S1-10	1
16J	XC	S1-11	1
	XD	S1-12	1
17J	XE	None	0
	XF	S1-13	1

Notes

*X denotes the most significant digit of the address, and is determined by the group select switches in the priority interrupt chassis

†Switches corresponding to vacant module locations must be set to 0

Table 4-13. Switch Settings for LT26 Modules in Register Extension Units (Location 32A)

Register Extension Unit Assembly	S3-2	S3-1	S2-2
4 thru 7	0	0	1
8 thru 11	0	1	0
12 thru 15	0	1	1
16 thru 19	1	0	0
20 thru 23	1	0	1
24 thru 27	1	1	0
28 thru 31	1	1	1

Note

Positions of S2-1, S1-1, S4-1, and S4-2 irrelevant

Table 4-14. Switch Settings for LT26 Module in Location 30J of Priority Interrupt (Most Significant Address Digit)

Required Group No.	Address	S1-1	S2-1	S3-1	S4-1
2	60 - 6F	0	0	1	0
3	70 - 7F	0	0	1	1
4	80 - 8F	0	1	0	0
5	90 - 9F	0	1	0	1
6	A0 - AF	0	1	1	0
7	B0 - BF	0	1	1	1
8	C0 - CF	1	0	0	0
9	D0 - DF	1	0	0	1
A	E0 - EF	1	0	1	0
B	F0 - FF	1	0	1	1
C	100 - 10F	1	1	0	0
D	110 - 11F	1	1	0	1
E	120 - 12F	1	1	1	0
F	130 - 13F	1	1	1	1

Note
Settings of S1-2, S2-2, S3-2, and S4-2 irrelevant

Table 4-15. Switch Settings for LT26 Module in S1OP Unit (Location 8F)

Unit Address	S1-1	S2-1	S3-1	S4-1
0	0	0	0	X
1	0	0	1	X
2	0	1	0	X
3	0	1	1	X
4	1	0	0	X
5	1	0	1	X

Table 4-15. Switch Settings for LT26 Module in S1OP Unit (Location 8F) (Cont.)

Unit Address	S1-1	S2-1	S3-1	S4-1
6	1	1	0	X
7	1	1	1	X

Notes

1. S1-2 and S2-2 used for optional bus share
2. S4-1 must be 1 for last IOP in system, 0 for all others

Table 4-16. Switch Settings for LT26 Module Using Optional Bus Share with S1OP (Location 8F)

S1OP	S1-2	S2-2
First	1	1
Second	0	1

Table 4-17. Switch Settings for LT26 Module in M1OP Unit (Location 13C)

Unit Address	S1-1	S2-1	S3-1	S1-2*
0	0	0	0	X
1	0	0	1	X
2	0	1	0	X
3	0	1	1	X
4	1	0	0	X
5	1	0	1	X
6	1	1	0	X
7	1	1	1	X

* S1-2 must be 0 for the last M1OP in the system and 1 for all others

Table 4-18. Switch Settings for Display of Floating Point Register Information* (Location 6A)

SWITCH SETTINGS†					INFORMATION DISPLAYED
S1-5	S1-4	S1-3	S1-2	S1-1	
0	X	X	X	X	Miscellaneous
1	0	0	0	0	Sum Bus, Lower
1	0	0	0	1	Sum Bus, Upper
1	1	0	0	0	A-Register, Lower
1	1	0	0	1	A-Register, Upper
1	0	1	0	0	B-Register, Lower
1	0	1	0	1	B-Register, Upper
1	0	0	1	0	D-Register, Lower
1	0	0	1	1	D-Register, Upper

* REGISTER SELECT switch on PCP must be set to EXT and REGISTER DISPLAY switch must be set to ON
 †X indicates that the switch position is irrelevant

4-7 CORRECTIVE MAINTENANCE

4-8 Wirewrap Techniques

Solderless wirewrap is done with the wirewrap tools listed in table 4-1. For detailed information about solderless wirewrap, see SDS Application Bulletin 64-51-07.

4-9 Power Supplies

Power supplies are installed on the frames of the Sigma 5 computer as described in section I. Reference documents for maintenance of the power supplies are listed in table 4-19.

4-10 PARTS LISTS

The tables and figures in this section list and illustrate replaceable parts of the Sigma 5 computer group, including the accessory cabinet, the central processing unit, and the memory cabinet, with optional equipment listed in typical arrangements.¹

¹ Although typical arrangements are listed in this section, customer requirements would determine exact arrangements.

4-11 TABULAR LISTINGS (Tables 4-20 through 4-51)

The replaceable parts are arranged in tables of parts lists, starting with the listing of the main assemblies of the equipment, table 4-20. Each main assembly is then broken down into subassemblies or component parts. Breakdown by table continues until all replaceable parts down to a field-replaceable level have been listed and illustrated.

4-12 ILLUSTRATIONS (Figures 4-3 through 4-14)

Each parts list table has an accompanying illustration that indicates the parts described in the table and their locations in the assembly that has been listed.

4-13 PARTS LIST TABLES

Each parts list table is arranged in six columns as follows:

- a. Figure and index number of the listed part.
- b. Brief description of the part.
- c. The reference designator of the part as shown on the schematic diagrams for that part.
- d. Manufacturer's code for the part.
- e. Manufacturer's part number for the part.
- f. Quantity of the part used per assembly.

4-14 MANUFACTURER CODE INDEX (Table 4-52)

The manufacturers of parts listed in these tables are identified by code numbers. Their names and addresses may be found by consulting the manufacturer code index at the end of this section.

Table 4-19. Reference Documents for Sigma 5 Power Supplies

Power Supply	Assembly Drawing	Installation Drawing	Schematic Diagram	Technical Manual
PT14	117262	123310	123311	SDS 901078
PT15	117263	123310	123381	SDS 901078
PT16	117264	123352	123533	SDS 901080
PT17	117265	123636	123637	SDS 901079
PT18	127137	127156	127157	SDS 900866




Figure 4-3. Sigma 5 Computer Group

901172A-4001

Table 4-20. Sigma 5 Computer Group, Replaceable Parts (Cont.)

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3 (Cont.)	. . Port Expander S (see table 4-49 for parts breakdown)		SDS	130626	1-4
	. . IOP/DC Expansion Kit (see SDS publication No. 901515 for parts breakdown)		SDS	117618	
	. . I/O Processor (see SDS publication No. 901515 for parts breakdown)		SDS	117610	
	. . Selector I/O Processor "A" (see SDS publication No. 901515 for parts breakdown)		SDS	117620	
	. . Selector I/O Processor "B" (see SDS publication No. 901515 for parts breakdown)		SDS	117620	
	. . External Interface Feature (see table 4-50 for parts breakdown)		SDS	137086	1
	. . External IOP Interface Feature (see table 4-51 for parts breakdown)		SDS		1

Table 4-21. Central Processing Unit With Integral IOP, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3	Central Processing Unit With Integral IOP (see table 4-20 for next higher assembly)		SDS	117282	Ref
	CPU Cabinet No. 1:				
	• Frame No. 1 (see table 4-22 for parts breakdown)				1
	• Frame No. 2 (see table 4-22 for parts breakdown)				1
	• Power Distribution Assembly (see table 4-25 for parts breakdown)		SDS	130155	1
	• Power Supply, PT14 (see SDS publication No. 901078 for parts breakdown)		SDS	117262	1
	• Power Supply, PT15 (see SDS publication No. 901078 for parts breakdown)		SDS	117263	1
	• Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown)		SDS	117264	2
	• Power Distribution Box Assembly (see table 4-27 for parts breakdown)		SDS	117428	1
	• Module Assembly (see table 4-28 for parts breakdown)		SDS	146275	1
	Accessory Cabinet No. 1:				
	• Frame No. 2 (see table 4-22 for parts breakdown)				1
	• Power Supply, PT18 (see SDS publication No. 900866 for parts breakdown)		SDS	127137	1
	• Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown)		SDS	117264	1
• Processor Control Panel (see table 4-29 for parts breakdown)	SDS	133280	1		
• Power Distribution Box Assembly (see table 4-27 for parts breakdown)	SDS	117428	1		

Table 4-22. Frame Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Frame Assembly (see table 4-21 for next higher assembly) . Fan, Top, Assembly (see table 4-23 for parts breakdown) . Fan, Bottom, Assembly (see table 4-24 for parts breakdown)		SDS		Ref
			SDS	123943	1
			SDS	117320	1




Figure 4-4. Frame Assembly With Fan Arrangement

Table 4-23. Fan, Top, Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Fan, Top, Assembly (see table 4-22 for next higher assembly)		SDS	123943	Ref
	. Fan, electric		139	104052	3
	. Cord, ac		378	126374-001	1

Table 4-24. Fan, Bottom, Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Fan, Bottom, Assembly (see table 4-22 for next higher assembly)		SDS	117320	Ref
	. Fan, electric		139	104052	3
	. Cord, ac		378	126374-001	1

Table 4-25. Power Distribution Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-5	Power Distribution Assembly (see table 4-21 for next higher assembly)		SDS	130155	Ref
-1	. Contactor, 3-pole	CB1	211	130422-001	1
-2	. Switch, toggle, 3-position	S1	54	130462	1
-3	. Outlet, duplex, female	J3, J4	106	127672	2
-4	. Block, terminal	TB1	107	109432-007	5
-5	. Inlet, flanged, male	P1	365	127675	1
-6	. Connector, female	J1	365	101430	1
-7	. Socket, female	J2	51	100544	1
-8	Power Monitor Assembly (see table 4-26 for parts breakdown)		SDS	132389	1





Figure 4-5. Power Distribution Assembly

Table 4-26. Power Monitor Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-6	Power Monitor Assembly (see table 4-25 for next higher assembly)		SDS	132389	Ref
-1	. Fan, electric		139	104052	1
-2	. Connector, solder tail	J1, J2, J3	356	117874	3
-3	. Transistor, SDS 225, 01, 02		1	107820	2
-4	. Post, extractor, fuse	XF1	49	100331	1
-5	. Switch, subminiature toggle, spdt	S1	54	107396	1
-6	. Diode, rectifier, SDS 125	CR1, CR2, CR3 CR4, CR5, CR6	211	123939	6
-7	. Transformer, power supply	T1	145	117115	1
-8	. Resistor, wirewound, 20w	R1	45	101155-102	1
-9	. Capacitor, electrolytic	C2	20	108474-019	1
-10	. Capacitor, electrolytic	C1, C3	20	108474-004	2
-11	. Plug, 10 pin	P1	51	100532	1
-12	. Cable Driver Assembly, AT13		SDS	125260	1
-13	. Detector Assembly, WT22		SDS	131183	1
-14	. Regulator Assembly, WT21		SDS	131181	1
-15	. Fuse, 3 AG, slow burning	F1	48	124865-011	1



NOTE: REFERENCE SDS DWG: 132389-1H

901172A. 4004

Figure 4-6. Power Monitor Assembly

Table 4-27. Power Distribution Box Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-7	Power Distribution Box Assembly (see table 4-21 for next higher assembly)		SDS	117428	Ref
-1	. Power Distribution Box		SDS	126846	1
-2	. Receptacle, female (twist lock)		106	127677	3
-3	. Receptacle, female		106	127672	2
-4	. Connector, male		365	127679	1
-5	. Connector, male		365	127674	1




Figure 4-7. Power Distribution Box Assembly

Table 4-28. Module Assembly, Replaceable Parts (Cont.)

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8 (Cont.)	. Gate Expander No. 2, printed wire assembly, GT11		SDS	125271	6
	. Gate Expander, printed wire assembly, GT12		SDS	133375	8
	. Delay Line Sensors, printed wire assembly, HT15		SDS	127391	2
	. Gated Delay Line Sensors, printed wire assembly, HT16		SDS	128011	1
	. Inverter Matrix, printed wire assembly, IT13		SDS	117000	1
	. Gated Inverter, printed wire assembly, IT16		SDS	125264	33
	. Gated Inverter, printed wire assembly, IT17		SDS	126331	4
	. Gated Inverter, printed wire assembly, IT20		SDS	126747	18
	. NAND Gate, printed wire assembly, IT25		SDS	128190	29
	. NAND Gate, printed wire assembly, IT18		SDS	126372	1
	. NAND Gate, printed wire assembly, IT26		SDS	128192	1
	. Buffer Inverter No. 1, printed wire assembly, LT13		SDS	123016	5
	. Buffer Inverter No. 2, printed wire assembly, LT14		SDS	123017	12
	. Priority Interrupt, printed wire assembly, LT16		SDS	123379	4
	. Carry No. 1, printed wire assembly, LT18		SDS	123590	5
	. Logic Element, printed wire assembly, LT20		SDS	124717	8
	. Logic Element, printed wire assembly, LT21		SDS	126615	4
	. Clock Logic, printed wire assembly, LT29		SDS	127643	1
. Adder No. 3, printed wire assembly, LT42		SDS	133383	17	
. SW Module, printed wire assembly, ST14		SDS	123008	1	
. Time Base Selector, printed wire assembly, ST29		SDS	129460	1	

(Continued)

Table 4-28. Module Assembly, Replaceable Parts (Cont.)

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8 (Cont.)	. Terminator Module, printed wire assembly, XT10		SDS	116527	40
	. Clock Term, printed wire assembly, XT18		SDS	132009	4
	. Cable Plug-Clock, printed wire assembly, ZT23		SDS	128164	5
	. Jumper Module, printed wire assembly, ZT50		SDS	139244	1

SIGMA 5 MODULES
CPU CABINET NO. 1, FRAME NO. 1


	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
CHASSIS A	FT 22	FT 22	GT 11	FT 22	FT 22	GT 11	XT 10	FT 22	FT 22	FT 22	FT 22	BT 11	XT 10	BT 10	IT 25	BT 11	IT 16	AT 21	BT 16	ZT 23	XT 10	IT 16	LT 13	IT 25	BT 11	IT 25	LT 20	BT 18	BT 18	BT 18	ZT 46	ZT 46
CHASSIS B	BT 11	BT 11	IT 16	XT 10	BT 16	IT 25	IT 20	LT 20	LT 14	IT 20	XT 10	LT 14	IT 17	IT 25	LT 13	BT 11	XT 10	LT 14	IT 20	IT 20	LT 20	IT 16	IT 25	IT 16	IT 25	XT 10		IT 16	BT 16			
CHASSIS C	IT 25	ZT 45	BT 16	IT 25	LT 13	ZT 45	BT 11	XT 10	IT 16	ZT 45	LT 20	IT 18	IT 16	ZT 45	IT 20	LT 20	ZT 45	ZT 45	LT 14	IT 16	BT 11	ZT 45	IT 20	XT 10	IT 25	ZT 45	IT 25	IT 16	LT 21	ZT 45	IT 16	ZT 46
CHASSIS D	BT 11	ZT 45	IT 25	BT 16	BT 10	ZT 45	XT 10	LT 14	BT 11	ZT 45	IT 20	IT 16	IT 25	ZT 46	IT 20	IT 20	ZT 45	ZT 45	IT 20	LT 20	XT 10	ZT 45	IT 20	IT 25	IT 26	ZT 45	IT 20	IT 20	IT 14	ZT 45	LT 20	ZT 46
CHASSIS E	BT 16	IT 16	XT 10	LT 14	LT 14	IT 16	IT 25	LT 14		LT 13	XT 10	IT 16	IT 20	XT 10	IT 17	IT 25	XT 10	IT 25	LT 14	IT 17	LT 20	BT 18	BT 18	AT 11	LT 14	IT 20	XT 10	IT 20	LT 14	ZT 46	ZT 46	ZT 23
CHASSIS F	IT 16	IT 16	FT 41	FT 22	IT 16	BT 11	XT 10	FT 22	FT 22	GT 11	FT 22	BT 11	BT 11	IT 25	IT 17	BT 18	BT 11	BT 16	BT 16	BT 16	BT 16	BT 10	IT 25	XT 10	AT 12	IT 25	AT 13	BT 16	AT 13	IT 16	ZT 46	ZT 46

- 901172A-4006/1
- NOTES:
- ① MODULES REQUIRED FOR FLOATING POINT FEATURE, ASSY NO. 134099
 - ② MODULES REQUIRED FOR MEMORY PROTECTION FEATURE, ASSY NO. 134101
 - ③ MODULES REQUIRED FOR EXTERNAL INTERFACE FEATURE, ASSY NO. 137086
 - ④ MODULES REQUIRED FOR ADDITIONAL REGISTER BLOCKS, ASSY NO. 130071
 - ⑤ MODULES REQUIRED FOR REGISTER EXTENSION INTERFACE FEATURE, ASSY NO. 132208

- ⑥ MODULES REQUIRED FOR POWER FAIL-SAFE FEATURE, ASSY NO. 117612
 - ⑦ MODULES REQUIRED FOR TWO ADDITIONAL REAL-TIME CLOCKS, ASSY NO. 117616
 - ⑧ MODULES REQUIRED FOR INTEGRAL IOP WITH EIGHT MULTIPLEXER CHANNELS, ASSY NO. 145978
- *REQUIRED ONLY IF EXTERNAL IOP IS INSTALLED

Figure 4-8. Module Assembly, CPU Cabinet No. 1, Frame 1 (Sheet 1 of 2 sheets)

SIGMA 5 MODULES
CPU CABINET NO. 1, FRAME NO. 2



- NOTES :
- ① MODULES REQUIRED FOR ADDITIONAL GROUPS OF EIGHT MULTIPLEXER CHANNELS FOR THE INTEGRAL IOP, ASSY NO. 134077
 - ② USE ZT46 PART NO. 130443-852 (RIBBON CABLE) FROM IO 32Q
 - ③ USE ZT46 PART NO. 130443-362 (RIBBON CABLE) FROM IO 01A, 02A, 31K, 01D, 32N, 02E, 31P
 - ④ USE ZT45 PART NO. 133212-182 (RIBBON CABLE) FROM IO 02F, 03E, 32M
 - ⑤ USE ZT46 PART NO. 130443-442 (RIBBON CABLE) FROM IO 03F, 02F, 03E, 32M
 - ⑥ USE ZT45 PART NO. 133212-171 FOR OTHER ZT45'S FROM IO 01M, 01R

Figure 4-8. Module Assembly, CPU Cabinet No. 1, Frame 1 (Sheet 2 of 2 sheets)

901172A.4006/2


Table 4-29. Processor Control Panel Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-9	Processor Control Panel Assembly (see table 4-21 for next higher assembly)		SDS	133280	Ref
-1	Switch, lever, single state	S2, S4, S6 thru S12, S41, & S41	384	124406-001	11
-2	Switch, lever	S76, S77	384	124406-003	2
-3	Switch, lever, 8 station	S24 thru S39 S44 thru S75	384	124404	6
-4	Switch, lever	S21, S22, S23, S43	156, 384	126993	4
-5	Switch, lever	S5, S20, S42	156, 384	126994	3
-6	Switch, alternating action dpdt	S19	162, 203, 381	111455	1
-7	Switch, momentary, dpdt	S13, S14, S16, S17, S18	162, 203, 381	111459	5
-8	Switch, rotary	S1	55, 208	115928	1
-9	Switch, rotary	S3	SDS	133967	1
-10	Switch, thumbwheel, 1-6 position	S16	82, 140, 387	126600-003	1
-11	Lamp, miniature, incandescent		83, 84, 211, 382	102266	18
-12	Lamp, miniature, incandescent		56, 63, 104	123710	88
-13	Receptacle, female	J32	365	101430	1
-14	Speaker, miniature	SP1	379, 380	108042	1
-15	Receptacle, male	J31	365	127675	1
-16	Lampholder (INTERRUPT)	DS22	162, 203, 381	116284-002	1
-17	Lampholder (WAIT)	DS23	162, 203, 381	116284-003	1
-18	Lampholder (RUN)	DS24	162, 203, 381	116284-004	1
-19	Lampholder (NORMAL MODE)	DS25	162, 203, 381	116284-005	1
-20	Lampholder (CLEAR)	DS26	162, 203, 381	116284-006	1
-21	Lampholder (LOAD)	DS27	162, 203, 381	116284-007	1
-22	Lampholder (I/O RESET)	DS99	162, 203, 381	116284-008	1
-23	Lampholder (CPU RESET)	DS100	162, 203, 381	116284-009	1

(Continued)

Table 4-29. Processor Control Panel Assembly, Replaceable Parts (Cont.)


Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-9 (Cont.)					
-24	Lampholder (POWER)	DS28	162, 203, 381	116284-010	1
-25	Lamp Driver, printed wire assembly, QT14		SDS	132055	1
-26	Console Interface, printed wire assembly, NT26		SDS	134936	7
-27	Cable Plug-Clock, printed wire assembly, ZT23		SDS	124164	1
-28	Block, terminal	TB1	107	109432-009	1
-29	Connector, one pin		221	130811	2



NOTE: REFERENCE SDS DWG: 133280-1B

Figure 4-9. Processor Control Panel Assembly
(Sheet 1 of 2 sheets)

901172A. 4007/1



NOTE: REFERENCE SDS DWG: 133280-2B, 3B

Figure 4-9. Processor Control Panel Assembly
(Sheet 2 of 2 sheets)

901172A. 4007/2

Table 4-30. Memory Module, Basic 4K, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3	Memory Module, basic 4K (see table 4-20 for next higher assembly)) . Frame No. 1 (see table 4-22 for parts breakdown)* . Frame No. 2 (see table 4-22 for parts breakdown)* . Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown) . Power Supply, PT17 (see SDS publication No. 901079 for parts breakdown) . Module Assembly (see table 4-31 for parts breakdown) . Memory Cabinet [†] Assembly, power distribution box (see table 4-27 for parts breakdown)		SDS SDS SDS SDS SDS SDS	132546 117264 117265 117428	Ref 1 1 1 1 1

*The first basic memory block (up to 16K with memory increments, assemblies 117638, 117639, and 117640) is contained in frame 2 of memory cabinet 1. The next memory block is contained in frame 1 of memory cabinet 1. Additional memory blocks, up to 8 total, are contained in memory cabinets 2 through 4

[†] Additional memory cabinets are added as required

Table 4-31. Module Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Module Assembly (see table 4-30 for next higher assembly)		SDS		Ref
	. Core Diode Module Assembly		SDS	111550	1
	. Core Diode Module Assembly		SDS	111549	3
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	6
	. Rejection Gate, AT16		SDS	126611	2
	. Cable Driver Receiver, AT31		SDS	133053	1
	. Gated Buffer, BT16		SDS	125265	6
	. Fast Buffer, BT22		SDS	127393	11
	. Buffered AND/OR Gate, BT24		SDS	130967	3
	. Band Gate, BT25		SDS	130947	1
	. Delay Line, DT11		SDS	126963	2
	. Buffered Latch No. 2, FT37		SDS	130942	3
	. Buffered Latch No. 3, FT38		SDS	130952	7
	. Memory Sense Amplifier, HT11		SDS	123010	6
	. Delay Line Sensor, HT15		SDS	127391	3
	. Memory Preamplifier, HT26		SDS	131633	6
	. Gated Inverter, IT14		SDS	126617	6
	. Gated Inverter, IT16		SDS	125264	3
	. NAND/NOR Gate, IT24		SDS	128188	2
	. NAND Gate, IT25		SDS	128190	2
	. Logic Element, LT19		SDS	123915	1
	. Logic Element with inverter, LT20		SDS	124717	1
	. Logic Element with buffer, LT21		SDS	126615	5
	. Parity Generator, LT34		SDS	130958	9

(Continued)

Table 4-31 Module Assembly, Replaceable Parts (Cont.)

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10 (Cont.)	. Memory Switch A, ST10		SDS	123005	10
	. Memory Switch B, ST11		SDS	123006	16
	. Toggle Switch Module, ST14		SDS	123008	2
	. Memory Preamp Selector, ST15		SDS	123012	1
	. Voltage Regulator, ST17		SDS	131292	1
	. Inhibit Driver, ST21		SDS	132153	6
	. Memory Driver, ST22		SDS	132159	1
	. Strobe Generator, ST34		SDS	130902	2
	. Terminator Module, XT10		SDS	116257	16
	. Resistor Module C, XT13		SDS	127791	9
	. Resistor Module D, XT14		SDS	127793	1
	. Cable Intra-frame Assembly, ZT35		SDS	132411-171	3
	. Coaxial Cable Connection		SDS	115832	2
	. Resistor Connector Assembly		SDS	127315	2

Table 4-32. Real-Time Clock, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Real-Time Clock (see table 4-20 for next higher assembly) . Printed Wire Assembly, LT16		SDS	117616	Ref
			SDS	123379	2

Table 4-33. Power Fail-Safe, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Power Fail-Safe (see table 4-20 for next higher assembly) . Printed Wire Assembly, LT16		SDS	117612	Ref
			SDS	123379	1

Table 4-34. Memory Protection Feature, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Memory Protection Feature (see table 4-20 for next higher assembly) . Fast Access Memory, FT25 . NAND/NOR Gate, IT24		SDS	134101	Ref
			SDS	123743	4
			SDS	128188	1

Table 4-35. Additional Register Block, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Additional Register Block (see table 4-20 for next higher assembly)		SDS		Ref
	. High-Speed Register Page (see table 4-36 for parts breakdown)		SDS	117621	1
	. Register Extension Unit (see table 4-37 for parts breakdown)		SDS	130071	1*
	. Register Extension Unit Interface (see table 4-38 for parts breakdown)		SDS	132208	1†

*The first three additional register blocks (0 to 3) require only one high-speed register page assembly to supplement the additional register blocks. The next four additional register blocks (4 to 7) require one to four register page assemblies and one register extension unit, as do the (8-11) blocks and the (12 to 15) blocks.

†The register extension unit interface is added with the first register extension unit only.

Table 4-36. High-Speed Register Page, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	High-Speed Register Page (see table 4-35 for next higher assembly)		SDS	117621	Ref
4-11*	. Printed Wire Board Assembly, FT25		SDS	126743	4

*The first three high-speed register page modules are installed in the CPU and are shown in figure 4-8. Additional modules are installed in the register extension units, assembly No. 130071, and are shown in figure 4-11.

Table 4-37. Register Extension Unit, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-11	Register Extension Unit (see table 4-35 for next higher assembly)		SDS	130071	Ref
	. Printed Wire Board Assembly, AT11		SDS	123019	5
	. Printed Wire Board Assembly, BT16		SDS	125262	2
	. Printed Wire Board Assembly, IT16		SDS	125264	1
	. Printed Wire Board Assembly, LT26		SDS	126982	1
	. Printed Wire Board Assembly, XT10		SDS	116257	3




Figure 4-11. Module Assembly, Register Extension Unit, Register Interface, High-Speed Register Page

Table 4-38. Register Extension Unit Interface, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Register Extension Unit Interface (see table 4-35 for next higher assembly)		SDS	132208	Ref.
4-11	. Printed Wire Board Assembly, AT11		SDS	123019	4
	. Printed Wire Board Assembly, AT23		SDS	128166	1
	. Cable Module Assembly, ZT23		SDS	128164	2

Table 4-39. Floating Point Arithmetic, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8 4-12	Floating Point Arithmetic (see table 4-20 for next higher assembly)		SDS	134099	Ref.
	. Cable, single condition coaxial		SDS	128147-372	14
	. Printed Wire Board Assembly, AT23		SDS	128166	2
	. Printed Wire Board Assembly, BT10		SDS	116056	3
	. Printed Wire Board Assembly, BT11		SDS	116029	2
	. Printed Wire Board Assembly, BT16		SDS	125262	3
	. Printed Wire Board Assembly, BT18		SDS	126613	1
	. Printed Wire Board Assembly, FT18		SDS	124634	4
	. Printed Wire Board Assembly, FT22		SDS	124713	10
	. Printed Wire Board Assembly, FT26		SDS	126856	4
	. Printed Wire Board Assembly, FT41		SDS	133251	7
	. Printed Wire Board Assembly, GT11		SDS	124881	2
	. Printed Wire Board Assembly, GT12		SDS	133375	7
	. Printed Wire Board Assembly, IT16		SDS	125264	9
	. Printed Wire Board Assembly, IT17		SDS	126331	1
	. Printed Wire Board Assembly, IT25		SDS	128190	3
	. Printed Wire Board Assembly, IT26		SDS	128192	1
	. Printed Wire Board Assembly, LT18		SDS	123590	9
	. Printed Wire Board Assembly, LT20		SDS	124717	2
	. Printed Wire Board Assembly, LT42		SDS	133383	29
. Printed Wire Board Assembly, ST14		SDS	123008	1	
. Printed Wire Board Assembly, XT10		SDS	116257	11	
. Printed Wire Board Assembly, ZT25		SDS	128164	1	
. Ribbon Cable Assembly, ZT46		SDS	133204-113	1	

Figure 4-12. Module Assemblies, Accessory Cabinet No. 1, Frame 1, Floating Point

SIGMA 5
ACCESSORY CABINET NO. 1
FRAME NO. 1 (FLOATING POINT)

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
CHASSIS A	XT 10	IT 17	BT 16		IT 25	BT 11	ZT 45	IT 25		IT 25	ZT 45	IT 16	XT 10	BT 10	BT 10	LT 20	LT 20	BT 18	BT 11	IT 16	ZT 45	IT 26	GT 11	FT 22	XT 10		ST 14					
CHASSIS B	ZT 26	FT 22	IT 16	IT 16	BT 16	BT 16	ZT 45			IT 16	ZT 45		IT 16	XT 10	FT 26	FT 26	FT 26	FT 26	XT 10	IT 16	ZT 45	LT 42	LT 42	LT 42	LT 18	LT 42	LT 42	LT 42	LT 42	LT 18	LT 42	LT 42
CHASSIS C	XT 10	FT 41	FT 22	FT 41	GT 12	FT 41	FT 22	FT 41		GT 12	BT 10	FT 22	FT 41	GT 12	FT 41	FT 41	FT 22	IT 16	GT 12	GT 11	FT 18	FT 22	FT 18	GT 12	FT 18	FT 18	FT 22	XT 10	GT 12	FT 22	GT 12	FT 22
CHASSIS D	ZT 23	LT 42	LT 42	LT 18		LT 42	LT 42	LT 42	LT 42	LT 18	LT 42	LT 42	XT 10	LT 18	LT 42	LT 42	LT 18	LT 42	LT 42	LT 42	XT 10	LT 42	LT 18	LT 42	LT 42	LT 42	LT 42	LT 18	XT 10	LT 18	LT 42	LT 42

901172A-4010

Table 4-40. Interrupt, 2 Level Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-13	Interrupt, 2 Level Assembly (see table 4-20 for next higher assembly) Printed Wire Board Assembly, LT16		SDS	132206	Ref.
			SDS	123379	1




Figure 4-13. Module Assembly, Interrupt Control Chassis

Table 4-41. Interrupt Control Chassis, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-13	Interrupt Control Chassis (see table 4-20 for next higher assembly) . Printed Wire Board Assembly, AT11 . Printed Wire Board Assembly, AT13 . Printed Wire Board Assembly, BT16 . Printed Wire Board Assembly, BT17 . Printed Wire Board Assembly, BT18 . Printed Wire Board Assembly, LT25 . Printed Wire Board Assembly, LT26 . Printed Wire Board Assembly, ST14 . Printed Wire Board Assembly, XT10		SDS SDS SDS SDS SDS SDS SDS SDS SDS	117330 123019 125260 125262 126330 126613 128190 126982 123008 116982	Ref. 4 1 1 2 1 2 1 1 1

Table 4-42. Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Additional Groups of Eight Multiplexer Channels for Integral IOP (see table 4-20 for next higher assembly) • Printed Wire Board Assembly, FT25		SDS	134077	Ref.
			SDS	126743	4

Table 4-43. Memory Expansion Kit, 4K to 8K, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Memory Expansion Kit, 4K to 8K (see table 4-20 for next higher assembly) • Core Diode Module Assembly • Core Diode Module Assembly • Memory Preamplifier • Memory Switch A, HT26 • Memory Switch B, ST11 • Memory Driver, ST22		SDS	117638	Ref.
			SDS	111549	3
			SDS	111550	1
			SDS	131633	5
			SDS	123005	2
			SDS	123006	16
			SDS	132159	1

Table 4-44. Memory Expansion Kit, 8K to 12K, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Memory Expansion Kit, 8K to 12K, (see table 4-20 for next higher assembly)		SDS	117639	Ref.
	. Core Diode Module Assembly		SDS	111549	3
	. Core Diode Module Assembly		SDS	111550	1
	. Memory Switch A, ST10		SDS	123005	8
	. Memory Driver, ST22		SDS	132159	1
	. Memory Preamplicifier, HT26		SDS	131633	6

Table 4-45. Memory Expansion Kit, 12K to 16K, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Memory Expansion Kit, 12K to 16K (see table 4-20 for next higher assembly)		SDS	117640	Ref.
	. Core Diode Module Assembly		SDS	111549	3
	. Core Diode Module Assembly		SDS	111550	1
	. Memory Preamplicifier, HT26		SDS	131633	5

Table 4-46. Two-Way Access, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Two-Way Access (see table 4-20 for next higher assembly)		SDS	129463	Ref.
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	3
	. Buffered Latch No. 2a, FT37		SDS	130942	3
	. Logic Element with Inverter, LT20		SDS	124717	1
	. Logic Element with Buffer, LT21		SDS	126615	1

Table 4-47. Three-Way Access, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Three-Way Access (see table 4-20 for next higher assembly)		SDS	128125	Ref.
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	3
	. Buffered Latch, FT37		SDS	130942	3
	. Logic Element with Inverter, LT20		SDS	124717	1
	. Logic Element with Buffer, LT21		SDS	126615	1

Table 4-49. Port Expander S Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-14	Port Expander S Assembly* (see table 4-20 for next higher assembly)		SDS	130626	Ref.
	. Memory Port Expander S Assembly		SDS	133651	1
	. Cable Plug Module Assembly		SDS	133763	5
	. Rejection Gate, printed wire assembly, AT16		SDS	126611	2
	. Gate Buffer, printed wire assembly, BT15		SDS	117389	1
	. Fast Buffer, printed wire assembly, BT22		SDS	127393	2
	. Buffered AND/OR Gate, printed wire assembly, BT24		SDS	130967	1
	. Buffered Latch No. 3a, printed wire assembly, FT38		SDS	130952	7
	. Gated Inverter, printed wire assembly, IT15		SDS	117375	1
	. Logic Element with inverter, printed wire assembly, LT20		SDS	124717	4
	. Logic Element with inverter, printed wire assembly, LT21		SDS	126615	4
	. Address Selector, printed wire assembly, ST14		SDS	123008	2
	. Terminator Module, printed wire assembly, XT10		SDS	116257	3
	. Ribbon Cable, printed wire assembly, ZT45		SDS	133212-171	2
	. Cable Plug Modules, printed wire assembly		P252-P253	SDS	133763-601
. Cable Plug Modules, printed wire assembly	P252-P253	SDS	133763-651	2	

*Port expander S is the second port expander installed in memory cabinet and is used to expand the second block of memory (frame 1) in the cabinet.


Table 4-50. External Interface Feature, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	External Interface Feature (see table 4-20 for next higher assembly)		SDS	137086	Ref.
	. Cable Driver Receiver Assembly, AT11			123019	4
	. Cable Driver Assembly, AT12			124629	1
	. Universal Flip-Flop Assembly, FT22			124713	6
	. Gate Expander No. 1 Assembly, GT11			124881	2
	. Inverter Matrix Assembly, IT13			117000	1

Table 4-51. External IOP Interface Feature, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	External IOP Interface (see table 4-20 for next higher assembly)		SDS		Ref.
	. Printed Wire Board Assembly, AT13		SDS	125260	1

SIGMA 5
MEMORY PORT EXPANDERS FRAME 3



- NOTES:
- ① PORT EXPANDER S (EXPANSION FROM: SIX-WAY ACCESS, ONE MEMORY TO: SIX-WAY ACCESS, TWO MEMORIES,) ASSY NUMBER 130626
 - ② FOR PORT EXPANDER F, ASSY NO. 130625 USE MODULE XT10, ASSY NUMBER 116257
 - ③ FOR PORT EXPANDER S, ASSY NO. 130626, USE MODEL ZT45, ASSY NUMBER 133212-171
 - ④ WHEN PORT EXPANDER S (130626) IS REQUIRED, MODULES (XT10) REMOVED FROM PORT EXPANDER F, ASSY 130625, LOCATIONS D14 AND 31, ARE TO BE USED IN LOCATIONS B25 AND C2

901172A-4012

Figure 4-14. Assemblies, Memory Port Expanders, Frame 3

Table 4-52. Manufacturer Code Index

Code No.	Name	Address
1	Motorola Semiconductor Products, Inc.	P. O. Box 2953, Phoenix, Ariz. 85002
7	RCA, Electronic Components & Devices	415 S. 5th St., Harrison, N. J. 07029
8	Silicon Transistor Corp.	150 Glen Cove Rd., Carle Place, N. Y. 11514
20	Sangamo Electric Co.	Box 359, 1301 N. Eleventh St., Springfield, Ill. 62705
23	Sprague Electric Co.	481 Marshall St., N. Adams, Mass. 01248
25	General Electric Co., Capacitor Dept.	P. O. Box 158, Irmo, S. C. 29063
45	Dale Electronics, Inc.	1342 28th Avenue, Columbus, Neb. 68601
48	Littlefuse, Inc.	800 E. Northwest Hwy., Des Plaines, Ill. 60016
49	Bussman Manufacturing Div. McGraw-Edison Co.	University at Jefferson, St. Louis, Mo. 63107
51	Cinch Manufacturing Co.	1026 S. Homan Avenue, Chicago, Ill. 60624
53	Ohmite Manufacturing Co.	3635 Howard St., Skokie, Ill. 60076
54	Cutler-Hammer, Inc.	321 N. 12th St., Milwaukee, Wisc. 53201
55	Centralab Electronics	900 E. Keefe Ave., Milwaukee, Wisc. 63201
56	Eldema Corp.	18435 Susana Rd., Compton, Calif. 90221
63	Transitron Electronic Corp.	168-182 Albion St., Wakefield, Mass. 01881
82	Elco Corp.	Maryland Rd. & Computer Ave., Willow Willow Grove, Md. 19090
83	Chicago Miniature Lamp Works	Dept. E, 4433 Ravenswood Ave. Chicago, Ill. 60640
84	General Electric Co., Miniature Lamp Dept.	Nela Park, Cleveland, Ohio 44112
104	Dialight Corp.	60 Stewart Ave., Brooklyn, N. Y. 11237
106	Arrow-Hart & Hegeman Electric Co.	103 Hawthorne St., Hartford, Conn. 06106
107	Allen-Bradley Co.	1201 Second St., Milwaukee, Wisc. 53204
121	Astro Dynamics, Inc.	2nd Ave., Northwest Industrial Pk., Burlington, Mass.
139	Rotron Manufacturing Co.	Woodstock, N. Y. 12498
140	The Digitran Co.	855 S. Arroyo Pkwy., Pasadena, Calif. 91105

Table 4-52. Manufacturer Code Index (Cont.)

Code No.	Name	Address
145	Malco Manufacturing Co., Inc.	4025 W. Lake St., Chicago, Ill. 60624
156	Capitol Machine & Switch Co.	36 Balmforth St., Danbury, Conn. 06813
162	Honeywell, Micro Switch Div.	11 W. Spring St., Freeport, Ill. 61033
175	Ward Leonard Electric Co.	75 South St., Mt. Vernon, N. Y. 10550
194	P. R. Mallory & Co., Inc.	3029 E. Washington St., Indianapolis, Ind. 46206
203	Master Specialities Co.	15020 Figueroa, Gardena, Calif. 90247
204	Alco Electronic Products, Inc.	3 Wolcott Ave., Lawrence, Mass. 01843
208	Oak Manufacturing Co.	E. Crystal Lake Ave., Dept. EL, Crystal Lake, Ill. 60014
211	Westinghouse Electric Corp., Lamp Div.	MacArthur Blvd., Bloomfield, N. J. 07003
244	Hardwick, Hindle Products	Huntington, Ind. 46750
340	Bryant Electric	1421 State, Bridgeport, Conn. 06600
365	Harvey Hubbell, Inc.	Narvey Street & Boxtwick, Bridgeport, Conn.
376	C & K Components	103 Morse St., Newton, Mass. 02158
377	Standard Tool & Manufacturing Co.	738 Schuyler Ave., Lyndhurst, N. J.
378	Electric Parts Manufacturing Co., Inc.	508-10 25th St., Union City, N. J. 07087
381	Korry Manufacturing Co.	233 8th St., N., Seattle, Wash. 98109
382	Union Carbide	270 Park Avenue, N. Y., N. Y. 10017
383	Pass and Seymour, Inc.	Solvay Station, Syracuse, N. Y. 13209
384	Switchcraft, Inc.	5533 N. Elston Ave., Chicago, Ill. 60630
385	Lectrohm, Inc.	5560 Northwest Hwy, Chicago, Ill. 60600
387	Cycle-Dyne, Inc.	134-20 Jamaica Ave., Jamaica, N. Y. 11418